3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-23 07:32:32 +00:00
Commit graph

5823 commits

Author SHA1 Message Date
Akash Levy
3a67468860 Use ordered set for src attrs when flattening 2025-03-04 23:47:48 -08:00
Akash Levy
1b1855353d Reduce verbosity of some key things 2025-03-04 22:58:56 -08:00
Alain Dargelas
9f36d9dea9 comments 2025-03-04 15:52:10 -08:00
Alain Dargelas
4035a24e4c bulk splitnets 2025-03-04 15:06:58 -08:00
Alain Dargelas
7df2a8eb8e splinets fencing 2025-03-04 14:32:44 -08:00
Alain Dargelas
1027a96860 inputs option 2025-03-04 11:43:12 -08:00
Alain Dargelas
864850ab51 speedup 2025-03-04 11:09:09 -08:00
Alain Dargelas
3e25ff70ee input fanout 2025-03-04 10:52:46 -08:00
Alain Dargelas
104d39057e unique names 2025-03-04 10:31:20 -08:00
Alain Dargelas
fd2ac3ad8d simplify 2025-03-04 09:22:55 -08:00
Alain Dargelas
a8fa936080 simplify 2025-03-04 09:20:31 -08:00
Alain Dargelas
425e1a03ae reuse net on same cell 2025-03-03 21:45:53 -08:00
Alain Dargelas
6cff6d9c49 input fanout 2025-03-03 16:51:10 -08:00
Alain Dargelas
d5d58349fd split input nets with high fanout 2025-03-03 15:06:02 -08:00
Alain Dargelas
a1ad385702 help 2025-03-03 11:31:27 -08:00
Alain Dargelas
be95a08c08 cleanup 2025-03-03 11:23:45 -08:00
Alain Dargelas
c7623e4850 cleanup 2025-03-03 10:39:47 -08:00
Alain Dargelas
b95fc57136 comments 2025-03-03 10:08:27 -08:00
Emil J
912c93ca0b
share: help message formatting
Co-authored-by: KrystalDelusion <93062060+KrystalDelusion@users.noreply.github.com>
2025-03-03 18:52:05 +01:00
Alain Dargelas
c8847e8286 debug flag 2025-03-03 09:35:49 -08:00
Alain Dargelas
21f026cb05 formal 2025-02-28 22:08:19 -08:00
Alain Dargelas
aa4c5e9ee5 working splinets 2025-02-28 21:54:28 -08:00
Alain Dargelas
0d854120a7 fanout per buffer 2025-02-28 20:38:36 -08:00
Alain Dargelas
2741989158 honor limits 2025-02-28 14:50:17 -08:00
KrystalDelusion
9106d6b3bd
Merge pull request #4881 from YosysHQ/pmgen-pass-restructure
Move passes out of the passes/pmgen folder
2025-03-01 10:22:54 +13:00
Anhijkt
de032d2e2a splitcells: change for-loop condition 2025-02-28 23:16:04 +02:00
Alain Dargelas
25553a8ca9 splitnets 2025-02-28 12:07:58 -08:00
Anhijkt
9a14ab8d98 splitcells: Fix the assertion bug caused by out-of-bound offset 2025-02-28 13:51:22 +02:00
Alain Dargelas
5e31574ff0 Help 2025-02-27 11:09:27 -08:00
Alain Dargelas
3d1fb7a093 warning 2025-02-27 10:48:01 -08:00
Alain Dargelas
4089c1b358 obs_clean debug and fencing 2025-02-27 10:13:16 -08:00
Alain Dargelas
ecd2ac4302 fixes 2025-02-26 16:51:39 -08:00
Alain Dargelas
6a26b2db55 WIP 2025-02-26 16:17:09 -08:00
Martin Povišer
bca21c60d8
Merge pull request #4902 from akashlevy/splitcells_aldff_fix
`aldff`s do not get split by `splitcells` pass
2025-02-27 00:56:46 +01:00
Akash Levy
9d3b7f7474
Merge branch 'YosysHQ:main' into main 2025-02-26 09:51:44 -08:00
Emil J
b4a169527d
Merge pull request #4894 from YosysHQ/emil/abstract
Add `abstract` pass for formal verification
2025-02-25 11:16:37 +01:00
Akash Levy
a49e492693
Merge pull request #54 from alaindargelas/obs_clean
Observability clean pass
2025-02-24 18:16:15 -08:00
Akash Levy
18393156db
Update Makefile.inc 2025-02-24 16:18:05 -08:00
Emil J. Tywoniak
07004f1089 abstract: typo? 2025-02-25 00:19:15 +01:00
Alain Dargelas
b3dc7efe79 Comments 2025-02-24 11:22:29 -08:00
Alain Dargelas
7b5202ac79 Disable wire removal 2025-02-24 10:19:54 -08:00
Akash Levy
8bbb7016d4 Remove unnecessary stuff in muxpack 2025-02-23 03:54:11 -08:00
Alain Dargelas
04edcc0baf Cleanup and sigmap fix 2025-02-20 16:49:02 -08:00
Alain Dargelas
adcbc7f8a6 use sigmap 2025-02-20 15:25:54 -08:00
Alain Dargelas
1abb8192df Skip modules with memories and processes 2025-02-20 11:28:50 -08:00
Alain Dargelas
767b498603 Fixes 2025-02-20 10:30:04 -08:00
Alain Dargelas
2e7e1d2e72 Obs clean WIP 2025-02-19 16:51:21 -08:00
Akash Levy
241f6370bd Smallfixes 2025-02-19 10:46:06 -08:00
Akash Levy
707731147c
Update splitnets.cc 2025-02-19 10:10:54 -08:00
Akash Levy
4de90307a9
Update splitnets.cc 2025-02-19 10:07:10 -08:00