mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 09:04:08 +00:00
splitcells: change for-loop condition
This commit is contained in:
parent
9a14ab8d98
commit
de032d2e2a
|
@ -103,7 +103,7 @@ struct SplitcellsWorker
|
|||
|
||||
auto slice_signal = [&](SigSpec old_sig) -> SigSpec {
|
||||
SigSpec new_sig;
|
||||
for (int offset = slice_lsb; offset <= GetSize(old_sig); offset += GetSize(outsig)) {
|
||||
for (int offset = slice_lsb; offset < GetSize(old_sig); offset += GetSize(outsig)) {
|
||||
int length = std::min(GetSize(old_sig)-offset, slice_msb-slice_lsb+1);
|
||||
new_sig.append(old_sig.extract(offset, length));
|
||||
}
|
||||
|
|
Loading…
Reference in a new issue