3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-28 23:13:21 +00:00

Default branch

17ca71e1ab · Bump version · Updated 2025-12-24 00:26:02 +00:00

Branches

856d455065 · opt_expr: avoid multiple drivers issue #4792 in combined assign tests · Updated 2025-12-19 17:32:56 +00:00

26
2

45d654e2d7 · avoid merging formal properties · Updated 2025-12-17 19:25:24 +00:00

13
0
Included

18a7d4c262 · Document nesting packages as unsupported · Updated 2025-12-15 02:42:41 +00:00

28
1

5b317ee03c · sim.cc: Check eval err · Updated 2025-12-14 23:08:07 +00:00

28
1

d596eff793 · Makefile: enable ubsan by default for debug builds · Updated 2025-12-12 15:14:54 +00:00

40
1

58532874d9 · docs: workaround for warning from dump · Updated 2025-12-12 09:18:28 +00:00

40
18

5594b817cd · Merge pull request #5524 from rocallahan/single-thread-log · Updated 2025-12-10 12:54:09 +00:00

40
0
Included

6ac3bccf16 · opt_merge: refactor · Updated 2025-12-10 10:21:52 +00:00

50
2

16a420afee · contributing: clarify some things · Updated 2025-12-05 11:16:14 +00:00

64
7

834c84f84d · Add initial single SBY file · Updated 2025-12-03 01:44:48 +00:00

99
4

e805dae290 · aiger2: add crash test · Updated 2025-12-02 14:26:21 +00:00

102
1

214d09a8c6 · .github: everything that triggers on main or PRs should trigger on merge queue commit · Updated 2025-11-27 13:57:02 +00:00

136
1

8f627d43fc · newcelltypes: extend testing · Updated 2025-11-27 02:32:41 +00:00

136
31

562ef1ad68 · Initial plan · Updated 2025-11-25 00:21:34 +00:00

122
1

3eb24f329a · Use digit separators for large decimal integers · Updated 2025-11-24 11:28:30 +00:00

136
1

bc310e7165 · Celltypes: Revert c++20 feature · Updated 2025-11-22 03:24:57 +00:00

131
9

069f6ef348 · Docs: Fix cell option_spec inheritance · Updated 2025-11-22 02:39:22 +00:00

290
22

2703aa34d1 · synth_analogdevices: Add -memprefix opt · Updated 2025-11-13 23:10:15 +00:00

219
35

8fad004fb8 · synth_analogdevices: update timing model and tests · Updated 2025-11-12 22:44:12 +00:00

219
28

333a0a0396 · synth_xilinx: use -dress in abc mode · Updated 2025-11-06 13:45:51 +00:00

312
1