Emil J. Tywoniak
|
8c26ecd2a6
|
patch: WIP multicell patch test
|
2026-05-23 00:09:17 +02:00 |
|
Emil J. Tywoniak
|
d2ae9b48e4
|
patch: signorm, move
|
2026-05-23 00:09:17 +02:00 |
|
Emil J. Tywoniak
|
b7ea32dbee
|
patch: unique heap
|
2026-05-23 00:09:17 +02:00 |
|
Emil J. Tywoniak
|
89e5c4ccca
|
test_patch total basics
|
2026-05-23 00:07:39 +02:00 |
|
Emil J. Tywoniak
|
dcc68e49fb
|
check: check bufnorm too
|
2026-05-22 18:41:50 +02:00 |
|
Emil J. Tywoniak
|
4bff2e6340
|
check: check signorm indices and wires
|
2026-05-22 18:41:49 +02:00 |
|
Emil J. Tywoniak
|
8f62d5c657
|
opt_merge: newcelltypes
|
2026-05-22 18:41:49 +02:00 |
|
Emil J. Tywoniak
|
7d335ed0d9
|
opt_merge: factor out hashing code across incremental and parallel
|
2026-05-22 18:41:49 +02:00 |
|
Emil J. Tywoniak
|
9abee44602
|
opt_expr: replace invert_map with signorm traversal
|
2026-05-22 18:41:49 +02:00 |
|
Emil J. Tywoniak
|
350385f5a2
|
check: fix memory bug in $connect
|
2026-05-22 18:40:16 +02:00 |
|
Emil J. Tywoniak
|
1dc7a69d7f
|
memory_bram: create blackboxes
|
2026-05-22 18:40:16 +02:00 |
|
Emil J. Tywoniak
|
8c4ab49955
|
Revert "memory: add -bram-register"
This reverts commit 2bc6ea7f37.
|
2026-05-22 18:40:01 +02:00 |
|
Emil J. Tywoniak
|
c64be26334
|
Revert "memory_bram: add -register"
This reverts commit b4b5093a14.
|
2026-05-22 18:40:01 +02:00 |
|
Emil J. Tywoniak
|
09f55abf1a
|
flatten: disable signorm
|
2026-05-22 18:40:01 +02:00 |
|
Emil J. Tywoniak
|
6fd7f5c02d
|
pmgen: hold sigmap pointer instead of owning it
|
2026-05-22 18:40:01 +02:00 |
|
Emil J. Tywoniak
|
394be03d57
|
equiv_miter: don't copy $input_port
|
2026-05-22 18:40:01 +02:00 |
|
Emil J. Tywoniak
|
451e01d0a4
|
design: properly switch signorm mode when restoring saved designs
|
2026-05-22 18:40:01 +02:00 |
|
Emil J. Tywoniak
|
38fab51fc1
|
equiv_make: don't copy $input_port
|
2026-05-22 18:40:01 +02:00 |
|
Emil J. Tywoniak
|
a93faf811a
|
Revert "techmap: call hierarchy on map files to determine port directions"
This reverts commit eabbf6d225.
|
2026-05-22 18:39:42 +02:00 |
|
Emil J. Tywoniak
|
81b99d83f5
|
hierarchy: tolerance for apparent recursive instances in techmap files
|
2026-05-22 18:39:42 +02:00 |
|
Emil J. Tywoniak
|
0eb215dd97
|
techmap: call hierarchy on map files to determine port directions
|
2026-05-22 18:39:42 +02:00 |
|
Emil J. Tywoniak
|
67de0c8c9e
|
memory: add -bram-register
|
2026-05-22 18:39:05 +02:00 |
|
Emil J. Tywoniak
|
88aa5f190b
|
memory_bram: add -register
|
2026-05-22 18:39:05 +02:00 |
|
Emil J. Tywoniak
|
5bfb631085
|
opt_expr: with -keepdc disable equality optimization rules that break when ports are sigmapped
|
2026-05-22 18:38:37 +02:00 |
|
Emil J. Tywoniak
|
bd8738de15
|
connect: remove input ports on conflict
|
2026-05-22 18:38:37 +02:00 |
|
Emil J. Tywoniak
|
aecc173f83
|
opt_dff: sigma harder, FfDataSigMapped
|
2026-05-22 18:38:37 +02:00 |
|
Emil J. Tywoniak
|
be7beaf91a
|
opt_dff: temporarily disable signorm due to muxtree traversal
|
2026-05-22 18:38:37 +02:00 |
|
Emil J. Tywoniak
|
21bed1a411
|
design: fix signorm commit connectivity to design
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
faa1a1065c
|
flatten: redo signormalization to work around fanout issue
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
4f665d6efc
|
signorm: disable passes that use rewrite_sigspecs
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
8267dee75a
|
check: stitch info about $connect ports together for driver analysis
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
5c5df513d1
|
abstract: skip $input_port cells
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
dad6277a25
|
flatten: skip $input_port cells in template module
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
68bb5c6b94
|
signorm: disable in passes that use swap_names
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
4d2a6f2b7a
|
opt_expr: fix invert_map
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
b859080ef2
|
techmap: disable signorm more
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
6575e7f1df
|
techmap: disable signorm
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
2f7d0913fc
|
opt_hier: disable signorm
|
2026-05-22 18:37:58 +02:00 |
|
Emil J. Tywoniak
|
bb2d6f0e2a
|
opt_merge_inc: re add initvals deletion
|
2026-05-22 18:37:13 +02:00 |
|
Emil J. Tywoniak
|
9d86a6636c
|
wreduce: fixup initvals after setPort
|
2026-05-22 18:37:13 +02:00 |
|
Emil J. Tywoniak
|
dcc4cbea2f
|
check: don't fail on $input_port
|
2026-05-22 18:37:13 +02:00 |
|
Jannis Harder
|
423c8be71b
|
WIP half broken snapshot
|
2026-05-22 18:37:11 +02:00 |
|
Miodrag Milanovic
|
2159a0e634
|
Remove file added by mistake
|
2026-05-18 17:00:16 +02:00 |
|
Miodrag Milanovic
|
75dcbe03c6
|
Convert RTLIL::unescape_id of IdString to unescape()
|
2026-05-16 19:49:45 +02:00 |
|
Miodrag Milanovic
|
8bbc3c359c
|
Remove id2cstr uses in our code base
|
2026-05-16 19:49:45 +02:00 |
|
Emil J
|
e87a9bd9a7
|
Merge pull request #5888 from mikesinouye/pmux
opt_muxtree: reuse knowledge_t and pass by reference
|
2026-05-15 16:21:33 +00:00 |
|
Miodrag Milanović
|
1d87cefd80
|
Merge pull request #5882 from YosysHQ/std_cpp20
Bump required standard to C++20
|
2026-05-15 13:13:43 +00:00 |
|
Miodrag Milanović
|
36eceed720
|
Merge pull request #5862 from codexplorer-fish/cleaning-up-log-id
Cleaning up log_id()
|
2026-05-15 11:07:43 +00:00 |
|
Miodrag Milanovic
|
e4a3b44e8e
|
Fixed not intentional log_signal removal
|
2026-05-15 12:34:54 +02:00 |
|
Miodrag Milanovic
|
965a3e67f0
|
Remove pmgen related users of log_id
|
2026-05-14 17:28:10 +02:00 |
|