Emil J. Tywoniak
88aa5f190b
memory_bram: add -register
2026-05-22 18:39:05 +02:00
Emil J. Tywoniak
5bfb631085
opt_expr: with -keepdc disable equality optimization rules that break when ports are sigmapped
2026-05-22 18:38:37 +02:00
Emil J. Tywoniak
bd8738de15
connect: remove input ports on conflict
2026-05-22 18:38:37 +02:00
Emil J. Tywoniak
aecc173f83
opt_dff: sigma harder, FfDataSigMapped
2026-05-22 18:38:37 +02:00
Emil J. Tywoniak
be7beaf91a
opt_dff: temporarily disable signorm due to muxtree traversal
2026-05-22 18:38:37 +02:00
Emil J. Tywoniak
21bed1a411
design: fix signorm commit connectivity to design
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
faa1a1065c
flatten: redo signormalization to work around fanout issue
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
4f665d6efc
signorm: disable passes that use rewrite_sigspecs
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
8267dee75a
check: stitch info about $connect ports together for driver analysis
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
5c5df513d1
abstract: skip $input_port cells
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
dad6277a25
flatten: skip $input_port cells in template module
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
68bb5c6b94
signorm: disable in passes that use swap_names
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
4d2a6f2b7a
opt_expr: fix invert_map
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
b859080ef2
techmap: disable signorm more
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
6575e7f1df
techmap: disable signorm
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
2f7d0913fc
opt_hier: disable signorm
2026-05-22 18:37:58 +02:00
Emil J. Tywoniak
bb2d6f0e2a
opt_merge_inc: re add initvals deletion
2026-05-22 18:37:13 +02:00
Emil J. Tywoniak
9d86a6636c
wreduce: fixup initvals after setPort
2026-05-22 18:37:13 +02:00
Emil J. Tywoniak
dcc4cbea2f
check: don't fail on $input_port
2026-05-22 18:37:13 +02:00
Jannis Harder
423c8be71b
WIP half broken snapshot
2026-05-22 18:37:11 +02:00
Miodrag Milanovic
2159a0e634
Remove file added by mistake
2026-05-18 17:00:16 +02:00
Miodrag Milanovic
75dcbe03c6
Convert RTLIL::unescape_id of IdString to unescape()
2026-05-16 19:49:45 +02:00
Miodrag Milanovic
8bbc3c359c
Remove id2cstr uses in our code base
2026-05-16 19:49:45 +02:00
Emil J
e87a9bd9a7
Merge pull request #5888 from mikesinouye/pmux
...
opt_muxtree: reuse knowledge_t and pass by reference
2026-05-15 16:21:33 +00:00
Miodrag Milanović
1d87cefd80
Merge pull request #5882 from YosysHQ/std_cpp20
...
Bump required standard to C++20
2026-05-15 13:13:43 +00:00
Miodrag Milanović
36eceed720
Merge pull request #5862 from codexplorer-fish/cleaning-up-log-id
...
Cleaning up log_id()
2026-05-15 11:07:43 +00:00
Miodrag Milanovic
e4a3b44e8e
Fixed not intentional log_signal removal
2026-05-15 12:34:54 +02:00
Miodrag Milanovic
965a3e67f0
Remove pmgen related users of log_id
2026-05-14 17:28:10 +02:00
Miodrag Milanovic
4a7878b17f
Fixing couple more conversion errors
2026-05-14 15:58:58 +02:00
Miodrag Milanovic
58df27ce7c
Refactor uses of log_id in pgm files
2026-05-14 12:21:32 +02:00
Miodrag Milanovic
c6f53aec5f
Fixed log_id instances used with fprintf
2026-05-14 11:28:16 +02:00
Mike Inouye
e20a57b09e
Reuse knowledge_t and pass by reference
2026-05-13 10:57:18 -07:00
Iztok Jeras
81219c58b2
documentation: updated description of 'abc' argument '-dont_use'
2026-05-13 11:59:22 +02:00
Miodrag Milanovic
90e019e319
Fix compiling on GCC11
2026-05-13 10:11:36 +02:00
Emil J
2046a23a2f
Merge pull request #5876 from YosysHQ/emil/error-unused-containers
...
Makefile: error on unused variables, including hashlib containers
2026-05-12 21:53:23 +00:00
Emil J. Tywoniak
3a150f2883
remove unused hashlib containers
2026-05-12 12:52:10 +02:00
Leo Moser
fb83719745
memlib: fix documentation for PORT_<name>_CLK_POL
...
Signed-off-by: Leo Moser <leomoser99@gmail.com>
2026-05-09 10:28:07 +02:00
Codexplorer
e41b969da2
Refactored uses of log_id()
2026-05-08 20:59:24 -07:00
Emil J
1f02343268
Merge pull request #5817 from YosysHQ/emil/clockgate-reject-sdffe
...
clockgate: reject $sdffe to fix priority handling
2026-05-08 18:38:51 +00:00
Tianji Liu
3f354eb03b
abc: update log for extra read_lib args
2026-05-08 07:17:29 +08:00
Emil J. Tywoniak
f4a10a4808
clockgate: reject $sdffe for correct priority handling
2026-05-07 14:41:18 +02:00
Tianji Liu
cb6209506e
abc: disable scl merge if extra read_lib args provided
2026-05-07 18:45:35 +08:00
Tianji Liu
f8a50e7174
Merge commit ' ab316c14d2' into abc-liberty-args
2026-05-07 18:12:49 +08:00
Lofty
ab316c14d2
Merge pull request #5844 from YosysHQ/lofty/abc-refactor-5
...
abc_new: integration testing via synth_gatemate
2026-05-06 13:40:15 +00:00
Lofty
de1dd3b1c5
add aiger2_zbuf to constids
2026-05-06 14:03:07 +01:00
Emil J
73e15f2144
Merge pull request #5851 from YosysHQ/emil/share-remove-force
...
share: remove -force
2026-05-05 09:06:16 +00:00
Emil J. Tywoniak
7fa660fc60
share: remove -force
2026-05-04 21:34:19 +02:00
bin
5dfe1937a0
Upgrade to WASI SDK 33 and enable exceptions
2026-05-01 13:30:43 -04:00
Ethan Mahintorabi
805c302411
simplemap: Moves $pmux mapping from techmap.v to simple map
...
This Fixes the slow downs I observed in techmap.v, which we
attempted to fix via the simplify ast.h route originally. This
turned out to be rather complex though.
By moving $pmux to simplemap we can just avoid that code. My
test case now runs in 310s which is 40s faster than the baseline
change.
B:507898959
Signed-off-by: Ethan Mahintorabi <ethanmoon@google.com>
2026-04-29 21:20:39 +00:00
nella
92287d4857
Merge pull request #5841 from YosysHQ/nella/fix-liberty
...
Fix ABC: Merged scl conversion failed, using liberty format warning when using -genlib.
2026-04-28 16:43:25 +00:00