2025-11-09 - 2026-05-09
Overview
22 pull requests merged by 2 users
Merged
#73 sim: properly update all VCD wires when they share simulation state
Merged
#72 redo #[hdl(sim)] match/let destructuring to support matching values of type Type::SimValue
Merged
#71 implement #[hdl(cmp_eq)] for enums and use it for HdlOption, also implement conversions <-> Option
Merged
#70 add support for custom debug/display formatting of #[hdl] structs/enums
Merged
#69 sim: Speed up updating traces by tracking which traces are written to
Merged
#64 Run Rocq tests.
Merged
#68 change vcd output to have module contents under instance's name, more closely matching how it works in verilog
Merged
#67 sim/compiler: fix registers so they properly retain their old value when not written
Merged
#66 make sure rust-src is always available and update ui test's expected output to match
Merged
#65 change VCD id generation to be based on hashing the path, making them better for git diff
Merged
#63 speed up simulation by optimizing SimulationImpl::read_traces
Merged
#62 speed up LazyInterned
Merged
#61 speed up interning
Merged
#60 don't compare function pointers -- they're non-deterministic
Merged
#59 Formally define design safety, and prove it for 1-step and 2-step induction
Merged
#58 simplify SimValue Debug format, making complex structures much easier to read
Merged
#57 add FillInDefaultedGenerics<Type = Self> bound for SizeType
Merged
#56 Initial work on representing HDL and formal verification in Rocq.
Merged
#55 support operations directly on SimValue, UIntValue, and SIntValue, and shared references to those
Merged
#54 support Rust's default binding modes when destructuring with #[hdl(sim)] let/match
Merged
#53 add utility impls for SimValue<ArrayType<_, _>>
Merged
#52 add ExternModuleSimulatorState::read_past() and more output when simulator trace is enabled