Add module exercising formal verification of memories #7

Merged
programmerjake merged 1 commit from cesar/fayalite:formal_memories into master 2024-12-08 21:25:32 +00:00
Owner

This example is useful for testing register files, buffers, fifos, caches, etc.

This example is useful for testing register files, buffers, fifos, caches, etc.
cesar added 1 commit 2024-12-08 20:25:22 +00:00
add module exercising formal verification of memories
All checks were successful
/ deps (pull_request) Successful in 11m25s
/ test (pull_request) Successful in 4m47s
/ deps (push) Successful in 14s
/ test (push) Successful in 5m12s
2e7d685dc7
programmerjake merged commit 2e7d685dc7 into master 2024-12-08 21:25:32 +00:00
Sign in to join this conversation.
No reviewers
No labels
No milestone
No project
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference: libre-chip/fayalite#7
No description provided.