Labels Milestones

New pull request

0 Open 76 Closed 76 All

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

Author

All authors

Assignee

All assignees No assignee

HaeckseAlex cesar postmaster programmerjake

Sort

Relevance Newest Oldest Recently updated Least recently updated Most commented Least commented Nearest due date Farthest due date

0 Open 76 Closed 76 All

Label

Clear labels

Milestone

No milestone

Projects

Clear projects

Assignee

Clear assignees

No assignee

HaeckseAlex

cesar

postmaster

programmerjake

fayalite::build::verilog: tell firtool to only preserve values with significant names

#79 by programmerjake was merged 2026-06-15 01:54:48 +00:00

master

optimize cmp_eq of enums

#78 by programmerjake was merged 2026-06-14 08:38:43 +00:00

master

reimplement fayalite::formal and add support to the simulator

#77 by programmerjake was merged 2026-06-05 08:08:47 +00:00

master

Add more caching, reduce the number of duplicate wires in generated FIRRTL, and make Module verification check that expressions are visible

#76 by programmerjake was merged 2026-06-02 08:31:37 +00:00

master

Add .to_trace_as_string() and clean up code

#75 by programmerjake was merged 2026-05-15 05:23:00 +00:00

master

add TraceAsString<T> -- sim traces it as a string rather than all its internal fields

#74 by programmerjake was merged 2026-05-14 02:48:17 +00:00

master

sim: properly update all VCD wires when they share simulation state

#73 by programmerjake was merged 2026-05-06 04:22:21 +00:00

master

redo #[hdl(sim)] match/let destructuring to support matching values of type Type::SimValue

#72 by programmerjake was merged 2026-05-04 06:33:29 +00:00

master

implement #[hdl(cmp_eq)] for enums and use it for HdlOption, also implement conversions <-> Option

#71 by programmerjake was merged 2026-05-02 01:55:41 +00:00

master

add support for custom debug/display formatting of #[hdl] structs/enums

#70 by programmerjake was merged 2026-05-01 06:18:30 +00:00

master

sim: Speed up updating traces by tracking which traces are written to

#69 by programmerjake was merged 2026-05-01 02:18:39 +00:00

master

change vcd output to have module contents under instance's name, more closely matching how it works in verilog

#68 by programmerjake was merged 2026-03-27 02:19:16 +00:00

master

sim/compiler: fix registers so they properly retain their old value when not written

#67 by programmerjake was merged 2026-03-25 06:43:44 +00:00

master

make sure rust-src is always available and update ui test's expected output to match

#66 by programmerjake was merged 2026-03-18 03:54:42 +00:00

master

change VCD id generation to be based on hashing the path, making them better for git diff

#65 by programmerjake was merged 2026-02-24 04:18:26 +00:00

master

Run Rocq tests.

2

#64 by cesar was merged 2026-03-31 00:22:46 +00:00

master

1 approval

speed up simulation by optimizing SimulationImpl::read_traces

#63 by programmerjake was merged 2026-02-04 23:47:09 +00:00

master

speed up LazyInterned

#62 by programmerjake was merged 2026-02-04 02:11:57 +00:00

master

speed up interning

#61 by programmerjake was merged 2026-02-03 01:58:52 +00:00

master

don't compare function pointers -- they're non-deterministic

#60 by programmerjake was merged 2026-01-12 11:19:58 +00:00

master