| 
								
								
									 Clifford Wolf | cd6574ecf6 | Added some missing "const" in rtlil.h | 2014-07-26 15:58:22 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7ac9dc7f6e | Added RTLIL::Module::connections() | 2014-07-26 15:58:21 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | b03aec6e32 | Added RTLIL::Module::connect(const RTLIL::SigSig&) | 2014-07-26 14:31:47 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 3719281ed4 | Automatically pack SigSpec on copy/assign | 2014-07-26 13:59:30 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | e75e495c2b | Added new RTLIL::Cell port access methods | 2014-07-26 12:22:58 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | cc4f10883b | Renamed RTLIL::{Module,Cell}::connections to connections_ | 2014-07-26 11:58:03 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 4755e14e7b | Added copy-constructor-like module->addCell(name, other) method | 2014-07-26 00:38:44 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 2bec47a404 | Use only module->addCell() and module->remove() to create and delete cells | 2014-07-25 17:56:19 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c762050e7f | Added RTLIL::SigSpec is_chunk()/as_chunk() API | 2014-07-25 14:23:10 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c4e4f79a2a | Disabled cover() for non-linux builds | 2014-07-25 12:27:36 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7f1789ad1b | Fixed typo in cover id | 2014-07-25 03:41:53 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 6aa792c864 | Replaced more old SigChunk programming patterns | 2014-07-24 23:10:58 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 10d2402e2f | Added cover_list() API | 2014-07-24 20:47:18 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 2f54345cff | Added "cover" command | 2014-07-24 16:14:19 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | e589289df7 | Some improvements in SigSpec packing/unpacking and checking | 2014-07-24 15:05:41 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7679000673 | Now using a dedicated ELF section for all coverage counters | 2014-07-24 15:05:05 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 22ede43b3f | Small changes regarding cover() and check() in SigSpec | 2014-07-24 04:46:36 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 798f713629 | Added support for YOSYS_COVER_FILE env variable | 2014-07-24 04:16:32 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1b0d5fc22d | Added cover() calls to RTLIL::SigSpec methods | 2014-07-24 03:50:28 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 9cf12570ba | Added support for YOSYS_COVER_DIR env variable | 2014-07-24 03:49:32 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 6b1018314c | Added cover() API | 2014-07-24 03:48:38 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 82fa356037 | Added hashing to RTLIL::SigSpec relational and equal operators | 2014-07-23 23:58:03 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f368d792fb | Disabled RTLIL::SigSpec::check() in release builds | 2014-07-23 21:42:44 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 95ac484548 | Fixed release build | 2014-07-23 21:38:18 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 2a41afb7b2 | Added RTLIL::SigSpec::repeat() | 2014-07-23 21:34:14 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c094c53de8 | Removed RTLIL::SigSpec::optimize() | 2014-07-23 20:32:28 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 8fd8e4a468 | Turned RTLIL::SigSpec::optimize() to a no-op: a packed SigSpec is now always optimized | 2014-07-23 20:11:55 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a62c21c9c6 | Removed RTLIL::SigSpec::expand() method | 2014-07-23 19:34:51 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 4e802eb7f6 | Fixed all users of SigSpec::chunks_rw() and removed it | 2014-07-23 15:36:09 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 85db102e13 | Replaced RTLIL::SigSpec::operator!=() with inline version | 2014-07-23 15:35:09 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | ec923652e2 | Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3 | 2014-07-23 09:52:55 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a8d3a68971 | Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3 | 2014-07-23 09:49:43 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 260c19ec5a | Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 1/3 | 2014-07-23 09:34:47 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c61467a32c | Some cleanups in RTLIL::SigChunk::SigChunk(const RTLIL::Const&) | 2014-07-23 08:59:54 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 115dd959d9 | SigSpec refactoring: More cleanups of old SigSpec use pattern | 2014-07-22 23:50:21 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 9e94f41b89 | SigSpec refactoring: Added RTLIL::SigSpecIterator | 2014-07-22 23:49:26 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f80da7b41d | SigSpec refactoring: added RTLIL::SigSpec::operator[] | 2014-07-22 22:54:03 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fd4cbe6275 | SigSpec refactoring: rewrote some RTLIL::SigSpec methods to use unpacked form | 2014-07-22 22:26:30 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a97be0828a | Removed RTLIL::SigChunk::compare() | 2014-07-22 21:40:52 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 08e1e25169 | SigSpec refactoring: added RTLIL::SigSpec::bits() and pack/unpack api | 2014-07-22 21:33:52 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 28b3fd05fa | SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created interim RTLIL::SigSpec::chunks_rw() | 2014-07-22 20:58:44 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7bffde6abd | SigSpec refactoring: change RTLIL::SigSpec::size() to be read-only | 2014-07-22 20:39:38 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 4b4048bc5f | SigSpec refactoring: using the accessor functions everywhere | 2014-07-22 20:39:37 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 16e5ae0b92 | SigSpec refactoring: renamed the SigSpec members to chunks_ and width_ and added accessor functions | 2014-07-22 20:39:37 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a233762a81 | SigSpec refactoring: renamed chunks and width to __chunks and __width | 2014-07-22 20:39:37 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 550ac35873 | Added support for scripts with labels | 2014-07-21 13:28:18 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 361e0d62ff | Replaced depricated NEW_WIRE macro with module->addWire() calls | 2014-07-21 12:42:02 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1d88f1cf9f | Removed deprecated module->new_wire() | 2014-07-21 12:35:06 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c54d1f2ad1 | Bugfix in satgen for cells with wider in- than outputs. | 2014-07-21 12:03:41 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 54b0f2e659 | Added module->remove(), module->addWire(), module->addCell(), cell->check() | 2014-07-21 12:02:55 +02:00 |  |