2192 commits

Author	SHA1	Message	Date
Clifford Wolf	4fd1a4c12b	Use "verilog -noattr" in tests/techmap/mem_simple_4x1 test (for old iverilog)	2014-03-11 11:39:30 +01:00
Clifford Wolf	3c5e973092	Use private namespace in mem_simple_4x1_map	2014-02-21 12:14:38 +01:00
Clifford Wolf	81b3f52519	Added tests/techmap/mem_simple_4x1	2014-02-21 12:06:40 +01:00
Clifford Wolf	772330608a	Added vcd2txt.pl and txt2tikztiming.py (tests/tools/...)	2014-02-19 12:40:49 +01:00
Clifford Wolf	30379ea20d	Added frontend (-f) option to autotest.sh	2014-02-15 15:40:17 +01:00
Clifford Wolf	7664f5d92b	Updated ABC and some related changes	2014-02-13 08:07:08 +01:00
Clifford Wolf	9ce7b0fc3b	Disabled "abc -dff" in "make test" for now (waiting for scorr bugfix in ABC)	2014-02-12 13:11:58 +01:00
Clifford Wolf	039bb456cc	Added test cases for expose -evert-dff	2014-02-08 21:31:56 +01:00
Clifford Wolf	244e8ce1f4	Added splice command	2014-02-07 20:30:56 +01:00
Clifford Wolf	849fd62cfe	Added counters sat test case	2014-02-06 01:00:56 +01:00
Clifford Wolf	aa9da46807	Removed old unused files from tests/	2014-02-05 01:55:39 +01:00
Clifford Wolf	7a66b38c3e	Added test cases for sat command	2014-02-04 13:43:34 +01:00
Clifford Wolf	a6750b3753	Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)	2014-02-03 13:01:45 +01:00
Clifford Wolf	de9226a64f	Replaced isim with xsim in tests/tools/autotest.sh, removed xst support	2014-02-03 13:00:55 +01:00
Clifford Wolf	4df7e03ec9	Bugfix in name resolution with generate blocks	2014-01-30 15:01:28 +01:00
Clifford Wolf	fb2bf934dc	Added correct handling of $memwr priority	2014-01-03 00:22:17 +01:00
Clifford Wolf	6dec0e0b3e	Added autotest.sh -p option	2014-01-02 17:52:48 +01:00
Clifford Wolf	ab3f6266ad	Use "abc -dff" in "make test"	2013-12-31 21:25:34 +01:00
Clifford Wolf	a582b9d184	Fixed commented out techmap call in tests/tools/autotest.sh	2013-12-31 13:51:25 +01:00
Clifford Wolf	ecc30255ba	Added proper === and !== support in constant expressions	2013-12-27 13:50:08 +01:00
Clifford Wolf	994c83db01	Added multiplier test case from eda playground	2013-12-18 13:43:53 +01:00
Clifford Wolf	fbd06a1afc	Added elsif preproc support	2013-12-18 13:41:36 +01:00
Clifford Wolf	921064c200	Added support for macro arguments	2013-12-18 13:21:02 +01:00
Clifford Wolf	4a4a3fc337	Various improvements in support for generate statements	2013-12-04 21:06:54 +01:00
Clifford Wolf	93a70959f3	Replaced RTLIL::Const::str with generic decoder method	2013-12-04 14:14:05 +01:00
Clifford Wolf	a2d053694b	Fix in sincos testbench gen	2013-12-04 09:24:52 +01:00
Clifford Wolf	d1517b7982	Added sincos test case	2013-12-04 09:10:41 +01:00
Clifford Wolf	1afe6589df	Renamed stdcells_sim.v to simcells.v and fixed blackbox.v	2013-11-24 20:44:00 +01:00
Clifford Wolf	7eaad2218d	Removed now obsolete test cases	2013-11-24 17:30:04 +01:00
Clifford Wolf	609caa23b5	Implemented correct handling of signed module parameters	2013-11-24 17:17:21 +01:00
Clifford Wolf	1e6836933d	Added modelsim support to autotest	2013-11-24 15:10:43 +01:00
Clifford Wolf	65ad556f3d	Another name resolution bugfix for generate blocks	2013-11-20 13:57:40 +01:00
Clifford Wolf	92035fb38e	Implemented indexed part selects	2013-11-20 13:05:27 +01:00
Clifford Wolf	19dba2561e	Implemented part/bit select on memory read	2013-11-20 10:51:32 +01:00
Clifford Wolf	c5e26f839c	Added additional mem2reg testcase	2013-11-18 19:55:39 +01:00
Clifford Wolf	2a25e3bca3	Fixed parsing of default cases when not last case	2013-11-18 16:10:50 +01:00
Clifford Wolf	fc6dc0d7b8	Fixed handling of power operator	2013-11-07 22:20:00 +01:00
Clifford Wolf	ada80545fa	Behavior should be identical now to rev. 0b4a64ac6a (next: testing before constfold fixes)	2013-11-02 21:13:01 +01:00
Clifford Wolf	943329c1dc	Various ast changes for early expression width detection (prep for constfold fixes)	2013-11-02 13:00:17 +01:00
Clifford Wolf	628b994cf6	Added support for complex set-reset flip-flops in proc_dff	2013-10-24 16:54:05 +02:00
Clifford Wolf	d61699843f	Improved handling of dff with async resets	2013-10-21 14:51:58 +02:00
Clifford Wolf	288ba9618a	Moved common techlib files to techlibs/common	2013-09-15 11:52:57 +02:00
Clifford Wolf	759852914d	Added support for "2**n" shifter encoding	2013-08-12 14:47:50 +02:00
Clifford Wolf	c8763301b4	Added $div and $mod technology mapping	2013-08-09 17:09:24 +02:00
Clifford Wolf	3650fd7fbe	More fixes in ternary op sign handling	2013-07-12 13:13:04 +02:00
Clifford Wolf	ded769c98c	Fixed sign handling in ternary operator	2013-07-12 01:15:37 +02:00
Clifford Wolf	b380c8c790	Another vloghammer related bugfix	2013-07-11 19:24:59 +02:00
Clifford Wolf	5dab327b30	More fixes in ast expression sign/width handling	2013-07-09 23:41:43 +02:00
Clifford Wolf	618b2ac994	Merge branch 'master' of github.com:cliffordwolf/yosys	2013-07-09 19:00:10 +02:00
Clifford Wolf	7daeee340a	Fixed shift ops with large right hand side	2013-07-09 18:59:59 +02:00