mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-30 07:53:16 +00:00
Code Activity

Bugfix in name resolution with generate blocks

Browse source
This commit is contained in:
Clifford Wolf 2014-01-30 14:52:46 +01:00
parent 672229eda5
commit 4df7e03ec9
2 changed files with 25 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

24
tests/simple/carryadd.v Normal file
View file

@ -0,0 +1,24 @@
module carryadd(a, b, y);
parameter WIDTH = 8;
input [WIDTH-1:0] a, b;
output [WIDTH-1:0] y;
genvar i;
generate
for (i = 0; i < WIDTH; i = i+1) begin:STAGE
wire IN1 = a[i], IN2 = b[i];
wire C, Y;
if (i == 0)
assign C = IN1 & IN2, Y = IN1 ^ IN2;
else
assign C = (IN1 & IN2) | ((IN1 | IN2) & STAGE[i-1].C),
Y = IN1 ^ IN2 ^ STAGE[i-1].C;
assign y[i] = Y;
end
endgenerate
// assert property (y == a + b);
endmodule