mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00
Code Activity

Various ast changes for early expression width detection (prep for constfold fixes)

Browse source
This commit is contained in:
Clifford Wolf 2013-11-02 13:00:17 +01:00
parent 0b4a64ac6a
commit 943329c1dc
5 changed files with 146 additions and 30 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/simple/vloghammer.v
View file

@ -73,3 +73,10 @@ module test10(a, b, c, y);
assign y = ^(a ? b : c);
endmodule
module test11(a, b, y);
input signed [3:0] a;
input signed [3:0] b;
output signed [5:0] y;
assign y = -(5'd27);
endmodule