mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
Fix in sincos testbench gen
This commit is contained in:
parent
d1517b7982
commit
a2d053694b
|
@ -39,7 +39,7 @@ input start;
|
|||
input clock;
|
||||
input reset;
|
||||
|
||||
(* gentb_constant="0" *)
|
||||
(* gentb_constant = 1'b0 *)
|
||||
wire reset;
|
||||
|
||||
always @(posedge clock, posedge reset) begin: DESIGN_PROCESSOR
|
||||
|
|
Loading…
Reference in a new issue