3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-01 12:07:51 +00:00

Commit graph

  • bf732df591 Make new_id/new_id_suffix taking string_view to avoid allocating strings Robert O'Callahan 2025-10-13 00:28:49 +00:00
  • 5cc3f27a5f Remove StaticIdString and just use IdString now that we can make it constexpr Robert O'Callahan 2025-10-14 01:00:20 +00:00
  • 3c2caffffe Make IdString refcounts a hashtable containing only the nonzero refcounts Robert O'Callahan 2025-10-13 00:12:51 +00:00
  • bc7895505e Implement IdString garbage collection instead of refcounting. Robert O'Callahan 2025-10-10 01:10:33 +00:00
  • b3f79ed8e7 Create RTLIL::OwningIdString and use it in a few places Robert O'Callahan 2025-10-09 23:28:10 +00:00
  • 2ca7b2f7d7 Remove YOSYS_USE_STICKY_IDS Robert O'Callahan 2025-10-09 23:40:47 +00:00
  • 8b8939e219 Make RTLIL::Design::get_all_designs() unconditionally defined Robert O'Callahan 2025-10-09 22:54:26 +00:00
  • 3a4fa325cc Remove explicit empty-string check when looking up IdStrings Robert O'Callahan 2025-10-16 02:13:33 +00:00
  • d70924ace2 Store IdString lengths and use them Robert O'Callahan 2025-08-20 03:47:03 +00:00
  • ae219cb8f9 Make IdString::contains take std::string_view so we avoid a strlen when the parameter is a string constant Robert O'Callahan 2025-10-16 04:05:56 +00:00
  • f7ac724ea9 Make IdString::begins_width/ends_with take std::string_view so we avoid a strlen when the parameter is a string constant Robert O'Callahan 2025-10-16 03:37:49 +00:00
  • 49f5470b97 analogdevices: double LUT RAM cost lofty/analogdevices Lofty 2025-10-21 18:04:01 +01:00
  • b3f7f0d8dc Gowin. Disable unsupported BSRAM mode in GW5A YRabbit 2025-10-21 12:36:06 +10:00
  • 37875fdedf Bump version github-actions[bot] 2025-10-21 00:23:46 +00:00
  • 311a2739f6 Add sys/wait.h header to bugpoint to bring in constants. William D. Jones 2025-10-20 19:50:18 -04:00
  • 5d38d76310 analogdevices: ignore $assert cells Lofty 2025-10-20 18:23:25 +01:00
  • f6fb423ee8
    Merge pull request #5430 from YosysHQ/micko/sim_cycle_width Jannis Harder 2025-10-20 18:51:32 +02:00
  • 9f08ea13ef
    Merge 6da26921d8 into 1598771a37 Muthu Annamalai (முத்து அண்ணாமலை) 2025-10-20 13:29:42 +00:00
  • 6a0ee6e4fb Revert sim's cycle_width default back to 10, but keep -width option Jannis Harder 2025-10-20 14:40:05 +02:00
  • 5c7b014b47
    Merge 3627757c1c into 1598771a37 Can Aknesil 2025-10-20 11:35:06 +02:00
  • 9c45ac2fce
    Merge 1c73870f4d into 1598771a37 Lofty 2025-10-19 21:38:28 +02:00
  • 1598771a37 Bump version github-actions[bot] 2025-10-19 00:26:17 +00:00
  • 2b38a2385c
    pyosys: tox for non-wheel builds, update instructions Mohamed Gaber 2025-10-18 14:58:56 +03:00
  • b510c36162 hotfix: headers mistakenly added to clean target Mohamed Gaber 2025-10-18 15:59:17 +03:00
  • bd3d61c7ee
    hotfix: headers mistakenly added to clean target Mohamed Gaber 2025-10-18 15:59:17 +03:00
  • 805f110aef analogdevices: Extra tests krys/analogdevices-memory Krystine Sherwin 2025-10-18 17:38:01 +13:00
  • f2b88c23d4 analogdevices: Fixing up bram Krystine Sherwin 2025-10-18 17:31:54 +13:00
  • 6e5524ee9c analogdevices: Add BRAM options Krystine Sherwin 2025-10-18 12:59:55 +13:00
  • f32d6429bd memory_libmap: Add -force-params Krystine Sherwin 2025-10-18 12:58:25 +13:00
  • a119711aac analogdevices: LUT RAM only on positive edge Lofty 2025-10-18 12:11:18 +01:00
  • f1579304a6 analogdevices: DSP tweaks Lofty 2025-10-18 12:10:50 +01:00
  • 272aa9cde2 Bump version github-actions[bot] 2025-10-17 00:23:40 +00:00
  • 059925a56a analogdevices: DSP inference Lofty 2025-10-16 23:33:59 +01:00
  • 1c292bfec6
    Merge ba76b19696 into 6535995005 Martin Povišer 2025-10-17 00:49:57 +07:00
  • 6535995005 synth_gowin: fix help hint style Maxim Kudinov 2025-10-16 11:08:27 +03:00
  • 8c347826f6 synth_gowin: make help description more clear Maxim Kudinov 2025-10-16 11:06:02 +03:00
  • 8f6d63c082 synth_gowin: make setundef an off by default option Maxim Kudinov 2025-10-16 10:32:39 +03:00
  • f11a61b32b sim: Make cycle width small as possible and configurable Miodrag Milanovic 2025-10-16 11:37:44 +02:00
  • aab52403f1 analogdevices: remove cells_xtra Lofty 2025-10-15 04:55:12 +01:00
  • 0b1d237926 synth_gowin: fix help hint style Maxim Kudinov 2025-10-16 11:08:27 +03:00
  • 679b267fea synth_gowin: make help description more clear Maxim Kudinov 2025-10-16 11:06:02 +03:00
  • d43f6f7274 analogdevices: timings for t40lp Lofty 2025-10-12 12:55:09 +01:00
  • 6d0c2fe048 analogdevices: use single tech param Lofty 2025-10-12 11:31:23 +01:00
  • 7e894d4159 analogdevices: expreso does not care about clock buffers Lofty 2025-10-12 11:22:46 +01:00
  • 9cfa5fb369 analogdevices: prepare for t40lp timings Lofty 2025-10-12 11:17:50 +01:00
  • 151f530677 analogdevices: Adding RBRAM2 and -tech Krystine Sherwin 2025-10-11 12:06:35 +13:00
  • edeb6128ab analogdevices: (some) Native BRAM Krystine Sherwin 2025-10-08 17:32:46 +13:00
  • 55040dc6b1 analogdevices: Update lutram.ys test Krystine Sherwin 2025-10-08 14:13:57 +13:00
  • 18a4e44b28 analogdevices: Native LUTRAM primitives Krystine Sherwin 2025-10-08 14:08:41 +13:00
  • b3e3614c96 analogdevices: LUTRAM config Lofty 2025-10-09 04:38:49 +01:00
  • 0bec90930f analogdevices: update timing model Lofty 2025-10-01 20:13:29 +01:00
  • 9c8a563305 I thought I removed this... Lofty 2025-10-01 12:47:21 +01:00
  • b8254b96c7 analogdevices: user retargeting Lofty 2025-09-30 10:02:44 +01:00
  • 799a4e4291 analogdevices: more housekeeping Lofty 2025-09-30 10:02:19 +01:00
  • c7580131ad analogdevices: remove some extra cells! Lofty 2025-09-25 15:09:16 +01:00
  • 2cdd97a8d4 test suite Lofty 2025-09-24 20:56:27 +01:00
  • 04fd4d4601 synth_analogdevices: remove scopeinfo cells Lofty 2025-09-24 16:29:38 +01:00
  • 7878a7e2bd Create synth_analogdevices Lofty 2025-09-23 11:08:17 +01:00
  • 524f675e72 synth_gowin: make setundef an off by default option Maxim Kudinov 2025-10-16 10:32:39 +03:00
  • db8c1878a0 fix dlopen using fs:path with mingw Miodrag Milanovic 2025-10-16 08:30:43 +02:00
  • 061b6ce2ad Bump version github-actions[bot] 2025-10-16 00:23:57 +00:00
  • 759996b968
    Merge pull request #5427 from donn/plugin_search_paths Miodrag Milanović 2025-10-15 20:02:05 +02:00
  • 9d21585a4c
    Merge pull request #5426 from rocallahan/parse-sigspec Emil J 2025-10-15 17:31:11 +02:00
  • dce70abd94
    plugins: support Windows path delimiters Mohamed Gaber 2025-10-15 15:53:44 +03:00
  • e86797f029
    plugins: add search path Mohamed Gaber 2025-10-15 14:13:25 +03:00
  • 4970ad5a18 Bump version github-actions[bot] 2025-10-15 00:23:49 +00:00
  • e099a7d34a Don't stop parsing sigspec after a {} group. Robert O'Callahan 2025-10-14 21:18:58 +00:00
  • c599d6a67e
    tests/svinterfaces: re-chmod test script krys/SVI_support Krystine Sherwin 2025-10-15 09:49:53 +13:00
  • 10a55119a9
    hierarchy.cc: Tidying Krystine Sherwin 2025-10-15 09:42:47 +13:00
  • 5d2d544109
    hierarchy.cc: Don't segfault Krystine Sherwin 2025-10-15 09:38:43 +13:00
  • 37ba29482e
    docs: Amend modports support to all SVI Krystine Sherwin 2025-10-15 09:17:52 +13:00
  • 7bb0a1913e
    hierarchy.cc: Raise error on positional interface Krystine Sherwin 2025-10-15 09:10:33 +13:00
  • 2e3bfca294
    Merge pull request #5419 from YosysHQ/micko/verific_fix_nocolumns Miodrag Milanović 2025-10-14 17:05:31 +02:00
  • a89c5b97d8
    Merge pull request #5423 from YosysHQ/update_abc Miodrag Milanović 2025-10-14 17:05:13 +02:00
  • b56c4f8dc5 Add autowires in genblk/for expension Yannick Lamarre 2024-02-23 21:42:16 -05:00
  • 702e1f2467 Add tests for implicit wires in generate blocks. Yannick Lamarre 2024-02-23 21:33:14 -05:00
  • a5960ce515
    Merge pull request #5197 from YosysHQ/emil/opensta-verilog-export Emil J 2025-10-14 16:46:37 +02:00
  • 7d2857b30f Fix regex checks Miodrag Milanovic 2025-10-14 16:04:56 +02:00
  • 4513783a02 add tests N. Engelhardt 2025-10-14 15:48:16 +02:00
  • 1eb5181700 Add tests/verilog/local_include.* emil/path-sep-refactor Krystine Sherwin 2025-10-14 14:12:24 +13:00
  • d1a628ab26 CI: bump WASI SDK from 19 to 27 Emil Jiří Tywoniak 2025-09-23 17:38:32 +02:00
  • 79cd4e08c4 io: use std::filesystem Emil Jiří Tywoniak 2025-09-23 17:38:14 +02:00
  • 5cfe6a9c1e reduce OS ifdefs, refactor getting dirs and filenames from paths to files Emil J. Tywoniak 2024-11-08 19:29:56 +01:00
  • e9aedf505c chtype: replace publish pass with chtype -publish_icells Emil J. Tywoniak 2025-10-09 02:08:20 +02:00
  • d92cf2f5b0 Compile abc when submodule updates Miodrag Milanovic 2025-10-14 14:54:56 +02:00
  • d3d3a9f1ea Update ABC Miodrag Milanovic 2025-10-14 14:47:17 +02:00
  • 109abd3224
    Merge pull request #5421 from YosysHQ/emil/sort-pass Emil J 2025-10-14 10:51:25 +02:00
  • 875ce1de72
    Merge 3d72dd198f into 25f2a88770 Emil J 2025-10-14 08:43:50 +02:00
  • 1d89b7902e
    Merge 91ff55a50c into 25f2a88770 Emil J 2025-10-14 08:43:50 +02:00
  • bbceaa6b5e
    docs: Note partial support of modports Krystine Sherwin 2025-10-14 14:59:32 +13:00
  • 25f2a88770 Bump version github-actions[bot] 2025-10-14 00:22:29 +00:00
  • 3dd3079095 tests: avoid interleaving lines in test output emil/no-sort-ever Emil J. Tywoniak 2025-09-19 18:09:47 +02:00
  • 8371adf6b5 Just don't sort Emil J. Tywoniak 2025-09-18 20:56:25 +02:00
  • e5edd2acdb sort: init Emil J. Tywoniak 2025-10-13 17:32:26 +02:00
  • 71eadc9ab5
    Merge pull request #5418 from yrabbit/gw5-dff-and-memory Emil J 2025-10-13 17:26:56 +02:00
  • c46df9ffdc box_derive: rename -apply to -apply_derived_type Emil J. Tywoniak 2025-10-09 01:44:13 +02:00
  • d7cea2c35c box_derive: add -apply Emil J. Tywoniak 2025-06-25 12:43:15 +02:00
  • 7d8f92e198 publish: add pass for renaming private cell types to public Emil J. Tywoniak 2025-06-25 12:43:01 +02:00
  • 84b5ec856e
    Merge pull request #4320 from YosysHQ/ywb_asserts Jannis Harder 2025-10-13 15:30:11 +02:00
  • 1f11b2c529 verific: Add src to message missed in #5406 Miodrag Milanovic 2025-10-13 15:16:10 +02:00