mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-11 03:33:36 +00:00
Code Activity

Merge 5c628387fd into 314842d2a0

Browse source
This commit is contained in:
José Miguel Sánchez García 2025-03-29 20:35:42 +01:00 committed by GitHub
parent 314842d2a0 5c628387fd
commit 5e07924e32
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
frontends/ast/ast.cc
View file

@ -1395,7 +1395,7 @@ void AST::process(RTLIL::Design *design, AstNode *ast, bool nodisplay, bool dump
if (child->type == AST_MODULE || child->type == AST_INTERFACE)
{
for (auto n : design->verilog_globals)
child->children.push_back(n->clone());
child->children.insert(child->children.begin(), n->clone());
// append nodes from previous packages using package-qualified names
for (auto &n : design->verilog_packages) {