Emil J. Tywoniak
9d35b0bf4a
preproc: formatting
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
b0e3e99766
verilog: fix build dependency graph
2025-08-08 15:36:43 +02:00
Gary Wong
9f022f01da
verilog: add support for SystemVerilog string literals.
...
Differences are new escape sequences (including escaped newline
continuations and hex escapes) and triple-quoted literals.
2025-08-08 15:36:43 +02:00
garytwong
5240a63353
verilog: fix string literal regular expression ( #5187 )
...
* verilog: fix string literal regular expression.
A backslash was improperly quoted, causing string literal matching
to fail when the final token before a closing quote was an escaped
backslash.
* verilog: add regression test for string literal regex bug.
Test for bug triggered by escaped backslash immediately before
closing quote (introduced in ca7d94af40aa7eaf
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
9630663459
read_verilog, ast: use unified locations in errors and simplify dependencies
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
e090db4ebc
readme, verilog_parser: bison 3.8 and ubuntu 22.04 example
2025-08-08 15:36:43 +02:00
Krystine Sherwin
3aa1c1abe6
dpicall.cc: Fix sans-plugin function call
2025-08-08 15:36:43 +02:00
Krystine Sherwin
a7c80ffe5f
preproc.cc: Use full path for generated file
...
Fixes out-of-tree builds.
2025-08-08 15:36:43 +02:00
Krystine Sherwin
fc0be83d7f
preproc depends on parser
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
e3fd310830
fixup! fixup! ast, read_verilog: unify location types, reduce filename copying
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
4509446c72
fixup! ast, read_verilog: unify location types, reduce filename copying
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
2a9102565f
ast, read_verilog: unify location types, reduce filename copying
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
041599b7d9
neater errors, lost in the sauce of source
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
a6293df781
ast, read_verilog: refactoring
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
51fc94cf2d
ast: fix new memory safety bugs from rebase
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
b7b3caa475
ast: ownership for string values
2025-08-08 15:36:43 +02:00
Emil J. Tywoniak
dfcef88310
ast, read_verilog: ownership in AST, use C++ styles for parser and lexer
2025-08-08 15:36:42 +02:00
Emil J. Tywoniak
070a758248
Revert "verilog: fix string literal regular expression ( #5187 )"
...
This reverts commit 834a7294b7
2025-08-08 15:35:08 +02:00
Emil J. Tywoniak
5ae0120134
Revert "verilog: add support for SystemVerilog string literals."
...
This reverts commit 5feb1a1752
2025-08-08 15:35:08 +02:00
Emil J. Tywoniak
8a76eba891
Revert "verilog: fix parser "if" memory errors."
...
This reverts commit 34a2abeddb
2025-08-08 15:35:08 +02:00
KrystalDelusion
7f0e864d44
Merge pull request #5265 from bhagwat-rahul/fix-package-import
...
Support package import
2025-08-08 09:32:54 +12:00
Rahul Bhagwat
f12055d3e0
rm debug logs
2025-08-06 15:39:36 -04:00
Rahul Bhagwat
7e0157ba2b
fix whitespace issues
2025-08-06 15:32:36 -04:00
Rahul Bhagwat
fe59b6d3db
add safety checks and better name matching
2025-08-04 20:57:43 -04:00
Jannis Harder
75b62d0164
verificsva: Fix typo in the cover only followed-by operator support
2025-08-04 15:38:19 +02:00
Rahul Bhagwat
761015b23e
add separate module test
2025-08-03 23:48:33 -04:00
Rahul Bhagwat
b776283d79
implement package import
2025-08-03 23:31:54 -04:00
Miodrag Milanovic
f92a53ec31
verific: handle nullptr for message_id
2025-07-30 10:51:54 +02:00
Mike Inouye
0314db80ea
Correctly reset Verific flags to Yosys defaults after -import and warn this has occurred.
...
Co-authored-by: Chris Pearce <chris@pearce.org.nz>
Signed-off-by: Mike Inouye <mikeinouye@google.com>
2025-07-25 19:15:01 +00:00
KrystalDelusion
5b8b5292ee
Merge pull request #4959 from YosysHQ/krys/primitive_array_error
...
simplify: Skip AST_PRIMITIVE in AST_CELLARRAY
2025-07-21 10:26:00 +12:00
N. Engelhardt
e47f5369fd
verificsva: check -L value is small enough for code to work
2025-07-09 15:58:35 +02:00
KrystalDelusion
1a215719e5
Merge pull request #5192 from garytwong/multiline-string
...
verilog: support newline and hex escapes in string literals
2025-07-08 10:27:01 +12:00
N. Engelhardt
642756a9c6
Merge pull request #5178 from jix/sva_cover_only_followed_by
2025-07-07 10:07:06 +02:00
Gary Wong
5feb1a1752
verilog: add support for SystemVerilog string literals.
...
Differences are new escape sequences (including escaped newline
continuations and hex escapes) and triple-quoted literals.
2025-07-03 20:51:12 -06:00
Miodrag Milanovic
eed3bc243f
verific: enable replacing const exprs in static elaboration by default
2025-07-02 11:54:19 +02:00
N. Engelhardt
7b0c1fe491
Merge pull request #5102 from YosysHQ/krys/verilog_no_select
2025-06-30 13:35:17 +00:00
Gary Wong
34a2abeddb
verilog: fix parser "if" memory errors.
...
Fix buggy memory allocation introduced in #5152 :
1) clean up ast_stack to reflect AST node rearrangement when necessary,
to avoid dangling pointer;
2) call free_attr() on unused attribute list when no new syntax node is
created, to avoid leaking it.
2025-06-22 23:57:42 -04:00
garytwong
834a7294b7
verilog: fix string literal regular expression ( #5187 )
...
* verilog: fix string literal regular expression.
A backslash was improperly quoted, causing string literal matching
to fail when the final token before a closing quote was an escaped
backslash.
* verilog: add regression test for string literal regex bug.
Test for bug triggered by escaped backslash immediately before
closing quote (introduced in ca7d94af40aa7eaf
2025-06-19 12:41:18 -04:00
Jannis Harder
f019e44e74
verificsva: Support the followed-by operator in cover mode
...
The implementation for the implication operator in cover mode actually
implements the followed-by operator, so we can re-use it unchanged.
It is not always the correct behavior for the implication operator in
cover mode, but a) it will only cause false positives not miss anything
so if the behavior is unexpected it will be visible in the produced
traces, b) it is unlikely to make a difference for most properties one
would practically use in cover mode, c) at least one other widely used
SVA implementations behaves the same way and d) it's not clear whether
we can fix this without rewriting most of verificsva.cc
2025-06-13 21:27:31 +02:00
KrystalDelusion
67f8de54dc
Merge pull request #5160 from garytwong/fast-lex
...
verilog: improve string literal matching speed (fixes #5076 )
2025-06-13 09:57:01 +12:00
KrystalDelusion
82888580ac
Merge pull request #5152 from garytwong/unique-if
...
verilog: implement SystemVerilog unique/unique0/priority if semantics.
2025-06-13 09:56:53 +12:00
N. Engelhardt
f22248f056
downgrade verific warnings about common coding styles
2025-06-06 16:30:50 +02:00
Emil J
378add3723
Merge pull request #5163 from YosysHQ/emil/fix-single-bit-vector-leak
...
simplify: fix single_bit_vector memory leak
2025-06-04 17:00:54 +02:00
George Rennie
0fcf5c080d
Merge pull request #5158 from georgerennie/george/task_inout
...
read_verilog/astsimplify: copy inout ports in and out of functions/tasks
2025-06-04 14:23:08 +01:00
George Rennie
ab40403d90
Merge pull request #5154 from georgerennie/george/post_incdec_undo_fix
...
read_verilog: fix -1 constant used to correct post increment/decrement
2025-06-04 14:22:32 +01:00
Emil J. Tywoniak
c37b7b3bf4
simplify: fix single_bit_vector memory leak
2025-06-04 10:32:03 +02:00
Gary Wong
ca7d94af99
verilog: improve string literal matching speed ( fixes #5076 )
...
Use a greedy regular expression to match input inside a string
literal, so that flex can accumulate a longer match instead of
invoking a rule for each individual character.
2025-05-31 22:38:44 -06:00
George Rennie
45e8ff476e
read_verilog: copy inout ports in and out of functions/tasks
2025-05-31 01:09:03 +01:00
KrystalDelusion
545753cc5a
Merge pull request #5143 from YosysHQ/krys/typedef_struct_global
...
SystemVerilog: Fix typedef struct in global space
2025-05-31 09:59:26 +12:00
George Rennie
70291f0e49
read_verilog: fix -1 constant used to correct post increment/decrement
2025-05-30 14:38:25 +01:00
