mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-19 19:02:04 +00:00
The implementation for the implication operator in cover mode actually implements the followed-by operator, so we can re-use it unchanged. It is not always the correct behavior for the implication operator in cover mode, but a) it will only cause false positives not miss anything so if the behavior is unexpected it will be visible in the produced traces, b) it is unlikely to make a difference for most properties one would practically use in cover mode, c) at least one other widely used SVA implementations behaves the same way and d) it's not clear whether we can fix this without rewriting most of verificsva.cc |
||
---|---|---|
.. | ||
aiger | ||
aiger2 | ||
ast | ||
blif | ||
json | ||
liberty | ||
rpc | ||
rtlil | ||
verific | ||
verilog |