Dhaval
7a05c1e8e1
Merge 42c9b9ef68 into 9d0cdb8551
2026-05-23 13:06:57 +08:00
Miodrag Milanovic
75dcbe03c6
Convert RTLIL::unescape_id of IdString to unescape()
2026-05-16 19:49:45 +02:00
Miodrag Milanovic
8bbc3c359c
Remove id2cstr uses in our code base
2026-05-16 19:49:45 +02:00
Miodrag Milanovic
4a7878b17f
Fixing couple more conversion errors
2026-05-14 15:58:58 +02:00
Miodrag Milanovic
9580ebabc5
log_id here was needed for unescaping
2026-05-14 12:35:01 +02:00
Codexplorer
e41b969da2
Refactored uses of log_id()
2026-05-08 20:59:24 -07:00
Christopher D. Leary
390f09b89a
Support positional assignment patterns for unpacked arrays
2026-04-23 14:29:38 -07:00
Petter Reinholdtsen
a89e8fd869
Fixed spelling error in message of frontends/ast/genrtlil.cc.
...
Patch by Ruben Undheim via the Debian project. The patch originated
as 0009-Some-spelling-errors-fixed.patch and was dated 2018-07-12
there.
See also issue #5805 .
2026-04-22 04:30:18 +02:00
Lofty
ed5d122174
Merge pull request #5793 from YosysHQ/lofty/abc-refactor-4
...
read/write_xaiger2: further cleanup [sc-269]
2026-04-21 12:13:42 +00:00
Emil J
86448c0001
Merge pull request #5655 from YosysHQ/emil/dffsr-sr-priority-undef
...
Undefine set&reset behavior of $dffsr
2026-04-08 14:22:34 +00:00
Lofty
6d715784cd
read_xaiger2: further cleanup
2026-04-08 11:08:59 +01:00
Emil J. Tywoniak
ad7a776d73
genrtlil: even faster removeSignalFromCaseTree
2026-03-18 23:33:35 +01:00
Emil J. Tywoniak
23ce4b8560
genrtlil: faster removeSignalFromCaseTree
2026-03-18 23:33:35 +01:00
Emil J. Tywoniak
85013f9ed3
fixup! read_liberty: model clear_preset_variable correctly
2026-03-06 14:24:18 +01:00
Robert O'Callahan
13d9fffdb9
Work around std::reverse miscompilation with empty range
...
This causes problems when compiling with fuzzing instrumenation enabled.
2026-03-06 02:03:21 +00:00
Emil J
629bf3dffd
Merge pull request #5630 from apullin/array-assignment
...
ast: Add support for array-to-array assignment
2026-03-05 11:10:12 +00:00
Andrew Pullin
6ac8c8cb05
ast: Add support for array-to-array assignment
...
This commit adds support for SystemVerilog array-to-array assignment
operations that were previously unsupported:
1. Direct array assignment: `b = a;`
2. Array ternary expressions: `out = sel ? a : b;`
Both single-dimensional and multi-dimensional unpacked arrays are
supported. The implementation expands these array operations during
AST simplification into element-wise assignments.
Example of now-supported syntax:
```systemverilog
wire [7:0] state_regs[8];
wire [7:0] r[8];
wire [7:0] sel[8];
assign sel = condition ? state_regs : r;
```
Co-Authored-By: Claude Opus 4.5 <noreply@anthropic.com>
2026-03-04 21:34:40 -08:00
Emil J
0d7a875675
Merge pull request #5512 from YosysHQ/emil/turbo-celltypes
...
celltypes: compile-time lookup tables for internal cells
2026-03-04 14:47:57 +00:00
Emil J. Tywoniak
ecb8b20f62
yosys: use newcelltypes for yosys_celltypes users
2026-03-04 12:39:44 +01:00
Emil J. Tywoniak
126492742b
read_liberty: fix for msvc
2026-03-03 17:34:58 +01:00
Emil J. Tywoniak
22916aaab1
read_liberty: model clear_preset_variable correctly
2026-03-03 10:35:03 +01:00
Emil J. Tywoniak
857bc02710
liberty: warn if dffsr has clear&preset well defined
2026-03-03 10:34:29 +01:00
likeamahoney
e9442194f2
support automatic lifetime qualifier on procedural variables
2026-02-27 20:42:52 +03:00
Emil J
13795203a1
Merge pull request #5680 from YosysHQ/emi/aiger-add-bounds-checks
...
aigerparse: add some bounds checks
2026-02-20 11:53:49 +01:00
Emil J
33a2de9635
Merge pull request #5681 from YosysHQ/emil/blifparse-bounds-check
...
blifparse: add bounds check
2026-02-18 12:18:05 +01:00
Gus Smith
12ace45b89
Support param. default values in JSON FE and SV BE
2026-02-11 08:10:55 -08:00
Lofty
2e03ee1434
aigerparse: sanity-check AIGER header
2026-02-11 11:46:17 +00:00
Emil J. Tywoniak
43a15113ff
aigerparse: add some bounds checks
2026-02-11 12:35:16 +01:00
Emil J. Tywoniak
3f1fbfdaee
blifparse: add bounds check
2026-02-11 12:16:02 +01:00
Sean Luchen
224549fb88
Guard vhdl_file::UNDEFINED behind VERIFIC_VHDL_SUPPORT.
...
Signed-off-by: Sean Luchen <seanluchen@google.com>
2026-02-02 15:26:03 -08:00
Miodrag Milanovic
b70f527c67
verific: fixed -sv2017 option and added ability to set VHDL standard if applicable
2026-01-29 10:32:30 +01:00
Miodrag Milanović
43db5c9488
Merge pull request #5645 from nataliakokoromyti/upstream-verific-mixed-sv-vhdl
...
Upstream verific mixed sv vhdl
2026-01-29 10:12:09 +01:00
Natalia
8d504ecb48
verific: use MFCU for SV file list
2026-01-29 00:03:28 -08:00
Natalia
188082551a
verific: only use MFCU when VHDL present
2026-01-28 03:37:08 -08:00
Gus Smith
09ceadfde7
Merge pull request #4269 from povik/icells_not_derived
...
Avoid `module_not_derived` on internal cells in techmap result
2026-01-26 14:48:40 -08:00
Emil J
5b10c7f3c6
Merge pull request #4928 from XutaxKamay/main
...
Add gatesi_mode to init gates under gates_mode in BLIF format
2026-01-26 23:30:11 +01:00
nataliakokoromyti
f3c87610f5
verific: allow mixed SV/VHDL in -f files
2026-01-24 23:46:45 -08:00
Miodrag Milanovic
d0fa4781c6
verific: Fix -sv2017 message and formatting
2026-01-20 08:07:26 +01:00
Martin Povišer
f67d4bcfa4
verilog: Do not set module_not_derived on internal cells
2026-01-19 16:48:13 -08:00
Miodrag Milanovic
cc3038f468
verific: Fix -sv2017 message
2026-01-19 16:32:46 +01:00
Miodrag Milanovic
d095d2c405
verific: add explicit System Verilog 2017 option
2026-01-16 07:56:53 +01:00
kamay
e0077b188d
Add gatesi_mode in BLIF format
2026-01-14 21:41:56 +01:00
Emil J
71feb2a2a1
Merge pull request #5604 from YosysHQ/emil/read_verilog-remove-log
...
read_verilog: remove log I left behind by accident
2026-01-13 17:48:30 +00:00
Emil J. Tywoniak
83c1364eeb
read_verilog: remove log I left behind by accident
2026-01-13 18:47:23 +01:00
Emil J
5ba0e9cae3
Merge pull request #4235 from ylm/genblk_wire
...
Add autowires in genblk/for expension
2026-01-13 16:40:22 +01:00
Emil J
0ab967b036
Merge pull request #5564 from rocallahan/pass-fuzz
...
Add support for fuzz-test comparison of two passes intended to give identical RTLIL results
2026-01-06 20:07:31 +01:00
Dhaval Chaudhari
42c9b9ef68
move outside of VERIFIC_SYSTEMVERILOG_SUPPORT
2026-01-05 23:35:47 +05:30
Dhaval Chaudhari
18d66b96f9
fix
2026-01-04 01:44:11 +05:30
Dhaval Chaudhari
97b4b6f69b
fix indentation
2026-01-04 01:28:37 +05:30
Dhaval Chaudhari
78720b9ba2
verific: remove redundant code
2026-01-02 14:46:36 +05:30
