mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-18 08:18:56 +00:00
Code Activity

move outside of VERIFIC_SYSTEMVERILOG_SUPPORT

Browse source
This commit is contained in:
Dhaval Chaudhari 2026-01-05 23:35:47 +05:30
parent 18d66b96f9
commit 42c9b9ef68
1 changed files with 2 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

6
frontends/verific/verific.cc
View file

@ -3074,7 +3074,6 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
Netlist *nl = it->second;
// use Verific optimizations
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (verific_opt) {
log(" Running Verific optimizations for %s.\n", it->first.c_str());
@ -3084,7 +3083,6 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
log(" Running operator optimization for %s.\n", it->first.c_str());
nl->OperatorOptimization();
}
#endif
if (nl_done.count(it->first) == 0) {
VerificImporter importer(false, false, false, false, false, false, false, false);
@ -3707,12 +3705,12 @@ struct VerificPass : public Pass {
break;
}
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (GetSize(args) > argidx && args[argidx] == "-optimization") {
verific_opt = true;
continue;
goto check_error;
}
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{
unsigned verilog_mode = veri_file::UNDEFINED;