3163 commits

Author	SHA1	Message	Date
Eddie Hung	70c607d7dd	Document (* gentb_skip *) attr for test_autotb	2019-09-18 12:41:35 -07:00
Eddie Hung	f7dbfef792	Merge remote-tracking branch 'origin/master' into xc7dsp	2019-09-18 12:40:21 -07:00
Eddie Hung	b66c99ece0	Merge pull request #1355 from YosysHQ/eddie/peepopt_dffmuxext ... peepopt_dffmux -- bit optimisations for word level $dff + (enable/reset) $mux cells	2019-09-18 12:40:08 -07:00
Eddie Hung	44bf4ac35c	Add doc on pattern detector for overflow	2019-09-18 12:35:24 -07:00
Eddie Hung	fd3b033903	Merge remote-tracking branch 'origin/master' into xc7dsp	2019-09-18 12:23:22 -07:00
Eddie Hung	347cbf59bd	Check overflow condition is power of 2 without using int32	2019-09-18 12:16:03 -07:00
Eddie Hung	1f18736d20	Add support for overflow using pattern detector	2019-09-18 09:39:59 -07:00
Eddie Hung	0932e23dff	Separate dffrstmux from dffcemux, fix typos	2019-09-18 09:34:42 -07:00
Eddie Hung	2b93b8fc74	Merge pull request #1374 from YosysHQ/eddie/fix1371 ... Fix two non-deterministic behaviours that cause divergence between compilers	2019-09-15 13:56:07 -07:00
Eddie Hung	14d72c39c3	Revert "Make one check $shift(x)? only; change testcase to be 8b" ... This reverts commit e2c2d784c8.	2019-09-13 16:33:18 -07:00
Eddie Hung	9a73adde50	Explicitly order function arguments	2019-09-13 16:18:05 -07:00
Eddie Hung	95e80809a5	Revert "SigSet<Cell*> to use stable compare class" ... This reverts commit 4ea34aaacd.	2019-09-13 09:49:15 -07:00
Clifford Wolf	a67d63714b	Fix handling of z_digit "?" and fix optimization of cmp with "z" ... Signed-off-by: Clifford Wolf <clifford@clifford.at>	2019-09-13 13:39:39 +02:00
Eddie Hung	3a39073302	Set more ports explicitly	2019-09-12 17:10:43 -07:00
Eddie Hung	a1123b095c	Merge remote-tracking branch 'origin/master' into xc7dsp	2019-09-12 12:11:11 -07:00
Eddie Hung	4ea34aaacd	SigSet<Cell*> to use stable compare class	2019-09-12 11:45:02 -07:00
David Shah	6044fff074	Merge pull request #1370 from YosysHQ/dave/equiv_opt_multiclock ... Add equiv_opt -multiclock	2019-09-12 12:26:28 +01:00
Eddie Hung	f3081c20e7	Add support for A1 and B1 registers	2019-09-11 17:16:46 -07:00
Eddie Hung	4369fc17d0	Raise a RuntimeError instead of AssertionError	2019-09-11 17:06:37 -07:00
Eddie Hung	6fa6bf483c	Rename {A,B} -> {A2,B2}	2019-09-11 16:21:24 -07:00
Eddie Hung	3a49aa6b4a	Tidy up	2019-09-11 14:20:49 -07:00
Eddie Hung	817ac7c5e0	Fix UB	2019-09-11 14:18:02 -07:00
Eddie Hung	63431fe42a	Fix UB	2019-09-11 14:17:45 -07:00
Eddie Hung	690b1a064d	Add PCOUT -> PCIN non-shifted cascading	2019-09-11 13:48:45 -07:00
Eddie Hung	c0f26c2da8	Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dsp	2019-09-11 13:37:11 -07:00
Eddie Hung	bdb5e0f29c	Cope with presence of reset muxes too	2019-09-11 13:36:37 -07:00
Eddie Hung	4937917cd8	Cleanup	2019-09-11 13:22:52 -07:00
Eddie Hung	e9eb855d38	Make unextend a udata	2019-09-11 13:06:49 -07:00
Eddie Hung	bbef0d2ac8	Only display log message if did_something	2019-09-11 12:29:26 -07:00
Eddie Hung	d232e6a6cd	Input registers to add DSP as new siguser to block upstream packing	2019-09-11 11:46:21 -07:00
Eddie Hung	e5bdb521fa	More cleanup	2019-09-11 10:55:45 -07:00
Marcin Kościelnicki	f72765090c	Add -match-init option to dff2dffs.	2019-09-11 19:38:20 +02:00
Eddie Hung	0d709d2bb5	Add support for A/B/C/D/AD reset	2019-09-11 10:15:19 -07:00
Eddie Hung	ded805ae5d	Add support for RSTM	2019-09-11 07:34:14 -07:00
David Shah	c43e52d2d7	Add equiv_opt -multiclock ... Signed-off-by: David Shah <dave@ds0.me>	2019-09-11 13:55:59 +01:00
David Shah	c7f1368cd2	Merge pull request #1362 from xobs/smtbmc-msvc2-build-fixes ... MSVC2 fixes	2019-09-11 09:57:30 +01:00
Eddie Hung	fc7008671f	Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dsp	2019-09-11 00:57:25 -07:00
Eddie Hung	edf90afd20	Rename dffmuxext -> dffmux, also remove constants in dff+mux	2019-09-11 00:56:38 -07:00
Eddie Hung	6b23c7c227	Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dsp	2019-09-11 00:07:33 -07:00
Eddie Hung	feb3fa65a3	Merge remote-tracking branch 'origin/master' into xc7dsp	2019-09-11 00:01:31 -07:00
Eddie Hung	b08797da6b	Only pack out registers if \init is zero or x; then remove \init from PREG	2019-09-10 21:33:14 -07:00
Eddie Hung	37a34eeb04	Fix RSTP	2019-09-10 20:56:13 -07:00
Eddie Hung	af147d1430	Add support for RSTP	2019-09-10 20:51:48 -07:00
Eddie Hung	c6df55a9e7	enpol -> cepol	2019-09-10 18:59:03 -07:00
Eddie Hung	86700c2bea	d?ffmux -> d?ffcemux	2019-09-10 18:52:54 -07:00
Eddie Hung	8b8a68b38a	Refactor MREG and PREG to out_dffe subpattern	2019-09-10 18:27:05 -07:00
Eddie Hung	e64e650f9c	Update help text	2019-09-10 16:35:10 -07:00
Eddie Hung	d30b2a6d7e	Update xilinx_dsp help text	2019-09-10 16:33:13 -07:00
Eddie Hung	cba63fe72b	Oops	2019-09-09 22:06:23 -07:00
Eddie Hung	02cf9933b9	Support subtraction as well	2019-09-09 21:39:42 -07:00