| 
								
								
									 Clifford Wolf | acd7a99aef | Added SAT testing to test_cell eval stage | 2014-09-02 17:28:13 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 37fe7c7bdf | Removed references to yosys-svgviewer from docs | 2014-09-02 04:03:06 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 9f00a0cd2d | Using "xdot" instead of "yosys-svgviewer" in show command | 2014-09-02 03:28:46 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 630befdf6d | Added $alu support to test_cell | 2014-09-01 16:36:04 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c7f81e4e49 | Added "test_cell -simlib -v" | 2014-09-01 15:37:21 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 826fdb34d8 | Added "techmap -autoproc" | 2014-09-01 15:36:29 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 27a1bfbec6 | Fixes in old SAT example.ys | 2014-09-01 11:45:47 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | d5148f2e01 | Moved "share" and "wreduce" to passes/opt/ | 2014-09-01 11:45:26 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | e07698818d | Using std::vector<RTLIL::State> instead of RTLIL::Const for RTLIL::SigChunk::data | 2014-09-01 11:36:02 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | e3664066d5 | Added eval testing to test_cell | 2014-08-31 18:08:42 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 8649b57b6f | Added $lut support in test_cell, techmap, satgen | 2014-08-31 17:43:31 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 2a1b08aeb3 | Added design->scratchpad | 2014-08-30 19:37:12 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 6ff46323a3 | Improved write address decoder generation memory_map | 2014-08-30 18:18:15 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 66763fad4e | Using worker class in memory_map | 2014-08-30 17:39:08 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 3a7d5d188d | Don't change existing binary FSM encoding if it is already optimal | 2014-08-30 14:43:06 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f910481f35 | Using $pmux info in fsm_extract to optimize transition ctrl_in patterns | 2014-08-30 14:34:49 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | ab019b0bd5 | Improved handling of $pmux cells in fsm_extract | 2014-08-30 14:11:57 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | d148b0af0d | Fixed inserting of Q-inverters in dfflibmap | 2014-08-27 19:44:12 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 084685f480 | Implemented "rename -enumerate -pattern" | 2014-08-26 12:51:08 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7bbbe3580d | Optimize shift ops with constant rhs in opt_const | 2014-08-24 17:08:43 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 641501203c | Added some additional log messages to opt_const | 2014-08-24 17:08:43 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 9c5a63c52c | azonenberg: Make dump_vcd save model when temporal induction fails due to step limit | 2014-08-24 13:27:40 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | c642dd0b3e | Only call proc_share_dirname() in techmap when necessary | 2014-08-23 15:32:00 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 19cff41eb4 | Changed frontend-api from FILE to std::istream | 2014-08-23 15:03:55 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 5dce303a2a | Changed backend-api from FILE to std::ostream | 2014-08-23 13:54:21 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fff12c719f | Added "stat -width" | 2014-08-22 17:20:28 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 98442e019d | Added emscripten (emcc) support to build system and some build fixes | 2014-08-22 16:20:22 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a3494fa9ed | Added "plugin" command | 2014-08-22 14:00:11 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 410d043dd8 | Renamed toposort.h to utils.h | 2014-08-17 00:55:35 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7f734ecc09 | Added module->uniquify() | 2014-08-16 23:50:36 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 3b9157f9a6 | Added "test_cell -s <seed>" | 2014-08-16 19:44:31 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 47c2637a96 | Added additional gate types: $_NAND_ $_NOR_ $_XNOR_ $_AOI3_ $_OAI3_ $_AOI4_ $_OAI4_ | 2014-08-16 18:29:39 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | eb17fbade5 | Added "opt -fast" | 2014-08-16 15:34:15 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 674f421b47 | Bugfix in iopadmap | 2014-08-15 14:29:42 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | b64b38eea2 | Renamed $lut ports to follow A-Y naming scheme | 2014-08-15 14:18:40 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f092b50148 | Renamed $_INV_ cell type to $_NOT_ | 2014-08-15 14:11:40 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | ca87116449 | More idstring sort_by_* helpers and fixed tpl ordering in techmap | 2014-08-15 02:40:46 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | d320e75087 | document "techmap -map %<design-name>" | 2014-08-15 02:01:30 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1bf7a18fec | Added module->ports | 2014-08-14 16:22:52 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 13f2f36884 | RIP $safe_pmux | 2014-08-14 11:39:46 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 28cf48e31f | Some improvements in FSM mapping and recoding | 2014-08-14 11:22:45 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 996c06f64d | Added "abc -D" for setting delay target | 2014-08-14 11:05:25 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 28bc7aeb93 | Filter ANSI escape sequences from ABC output | 2014-08-13 13:40:29 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 9d353fc543 | Fixed handling of constant-true branches in proc_clean | 2014-08-12 17:35:22 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 788bd02f97 | Fixed FSM mapping for multiple reset-like signals | 2014-08-10 12:04:02 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 9d4362990f | Fixed "share" for complex scenarios with never-active cells | 2014-08-09 17:07:20 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | b9811d5aff | Do not share any $reduce_* cells (its complicated and not worth it anyways) | 2014-08-09 15:40:25 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 2faef89738 | Some improvements in fsm_opt and fsm_map for FSM with unreachable states | 2014-08-09 14:49:51 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 58ac605470 | Another fsm_extract bugfix | 2014-08-08 14:56:04 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7067c43ec0 | Fixed "fsm -export" | 2014-08-08 14:56:03 +02:00 |  |