3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 11:25:53 +00:00
Commit graph

64 commits

Author SHA1 Message Date
Eddie Hung
b08797da6b Only pack out registers if \init is zero or x; then remove \init from PREG 2019-09-10 21:33:14 -07:00
Eddie Hung
af147d1430 Add support for RSTP 2019-09-10 20:51:48 -07:00
Eddie Hung
c6df55a9e7 enpol -> cepol 2019-09-10 18:59:03 -07:00
Eddie Hung
86700c2bea d?ffmux -> d?ffcemux 2019-09-10 18:52:54 -07:00
Eddie Hung
8b8a68b38a Refactor MREG and PREG to out_dffe subpattern 2019-09-10 18:27:05 -07:00
Eddie Hung
2c04430445 Only trim sigM if USE_MULT; only look for ffM then too 2019-09-09 20:57:03 -07:00
Eddie Hung
6348f9512c Rename 2019-09-09 16:45:38 -07:00
Eddie Hung
1df9c5d277 Oops 2019-09-09 16:07:40 -07:00
Eddie Hung
5f8f0e1383 Tidy up 2019-09-09 15:59:10 -07:00
Eddie Hung
04bc287271 Refactor using subpattern in_dffe 2019-09-09 15:51:14 -07:00
Eddie Hung
74a5c802f7 Pack CREG 2019-09-06 21:01:36 -07:00
Eddie Hung
6a9205280f Use unextend lambda 2019-09-06 18:40:11 -07:00
Eddie Hung
b69512a5b9 Fix ffP just like ffPmux 2019-09-06 15:51:21 -07:00
Eddie Hung
5344bfe637 Perform D replacement properly 2019-09-06 15:46:15 -07:00
Eddie Hung
74eac76699 Add support for DREG 2019-09-06 15:32:26 -07:00
Eddie Hung
ef56f8596f Fine tune nusers when postAdd 2019-09-06 15:11:41 -07:00
Eddie Hung
0d1d8b4d24 Fix macc and mul tests 2019-09-06 14:57:36 -07:00
Eddie Hung
8246062acf Fix enable polarity 2019-09-06 14:36:10 -07:00
Eddie Hung
e926f2973e Add support for pre-adder and AD register 2019-09-06 14:06:57 -07:00
Eddie Hung
776d769941 Use more index patterns 2019-09-06 12:07:35 -07:00
Eddie Hung
a945f6c7ef Fix ffPmux to cope with offset 2019-09-06 11:58:56 -07:00
Eddie Hung
fbf1b74946 Simplify filter expressions 2019-09-06 11:39:20 -07:00
Eddie Hung
39a5d046ea Fix nusers condition in ffP 2019-09-06 11:38:19 -07:00
Eddie Hung
cdc1e1f5c2 Check adder is <= 48 bits before packing 2019-09-06 10:35:06 -07:00
Eddie Hung
91f68c4de2 Check nusers for M and P enable muxes 2019-09-06 09:59:35 -07:00
Eddie Hung
4fe24b20f9 More nusers() checks for A and B enable muxes 2019-09-06 09:47:32 -07:00
Eddie Hung
174edbcb96 Sensitive to CEB CEM CEP polarity 2019-09-05 21:38:35 -07:00
Eddie Hung
53ca536d67 ffAmuxAB -> ffAenpol 2019-09-05 21:28:28 -07:00
Eddie Hung
a32b14a55f Do not check signedness of post-adder (assume taken care of by DSP) 2019-09-05 12:38:47 -07:00
Eddie Hung
7bd55f379c Use filter instead of index; support wide enable muxes 2019-09-05 11:55:14 -07:00
Eddie Hung
fe5a1324c9 Do not make ff[MP]mux semioptional, use sigmap 2019-09-05 11:46:38 -07:00
Eddie Hung
447a31e75d Add support for CEP 2019-09-05 11:00:27 -07:00
Eddie Hung
05282afc25 Add support for CEB, remove check on nusers 2019-09-05 10:46:33 -07:00
Eddie Hung
0166e02e78 Cleanup 2019-09-05 10:07:56 -07:00
Eddie Hung
aa462da395 Support CEA 2019-09-05 10:07:26 -07:00
Eddie Hung
09c26c55bb Get rid of sigBset too 2019-09-04 17:22:02 -07:00
Eddie Hung
91ef4457b0 Get rid of sigAset 2019-09-04 17:18:49 -07:00
Eddie Hung
42548d9790 Get rid of sigPused 2019-09-04 17:06:17 -07:00
Eddie Hung
93d798272d Compute sigP properly 2019-09-04 16:59:57 -07:00
Eddie Hung
e67e4a5ed6 Support CEM 2019-09-04 10:52:51 -07:00
Eddie Hung
16316aa05d Rename muxAB to postAddMux 2019-09-03 16:24:59 -07:00
Eddie Hung
cd002ad3fb Use choices for addAB, now called postAdd 2019-09-03 16:10:16 -07:00
Eddie Hung
2d80866daf Add support for load value into DSP48E1.P 2019-09-03 15:53:10 -07:00
Eddie Hung
a09e69dd56 Fine tune xilinx_dsp pattern matcher 2019-08-30 16:18:58 -07:00
Eddie Hung
e67f049e3b Remove debug 2019-08-30 15:03:43 -07:00
Eddie Hung
390cf34d0a Add support for ffM 2019-08-30 15:00:56 -07:00
Eddie Hung
4e782f1509 New pmgen requires explicit accept 2019-08-30 11:02:10 -07:00
Eddie Hung
c320abc3f4 xilinx_dsp to be sensitive to keep attribute 2019-08-15 12:34:11 -07:00
Eddie Hung
2f04beeeb5 Perform C -> PCIN optimisation after pattern matcher 2019-08-13 17:11:35 -07:00
Eddie Hung
ab1d63a565 Check nusers of DSP output, not whole flop 2019-08-09 17:35:13 -07:00