3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 18:05:24 +00:00

Remove debug

This commit is contained in:
Eddie Hung 2019-08-30 15:03:43 -07:00
parent 15bab02a1b
commit e67f049e3b

View file

@ -83,7 +83,6 @@ endmatch
code clock sigM sigP
if (ffM) {
log_warning("M FOUND!\n");
sigM = port(ffM, \Q);
for (auto b : sigM)
if (b.wire->get_bool_attribute(\keep))