mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-11 03:33:36 +00:00
Code Activity

Check nusers of DSP output, not whole flop

Browse source
This commit is contained in:
Eddie Hung 2019-08-09 17:35:13 -07:00
parent 3dd3ab98c2
commit ab1d63a565
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
passes/pmgen/xilinx_dsp.pmg
View file

@ -112,8 +112,8 @@ endcode
match ffP
if param(dsp, \PREG).as_int() == 0
if !sigPused.empty()
if nusers(sigPused) == 2
select ffP->type.in($dff)
index <int> nusers(port(ffP, \D)) === 2
// DSP48E1 does not support clock inversion
select param(ffP, \CLK_POLARITY).as_bool()
filter param(ffP, \WIDTH).as_int() >= GetSize(sigPused)