Emil J. Tywoniak
91ff55a50c
sdc: error on unknown getters
2025-10-09 21:41:31 +02:00
Emil J. Tywoniak
0aa2a4c260
sdc: disable without YOSYS_ENABLE_TCL
2025-10-08 14:57:28 +02:00
Emil J. Tywoniak
0295bd7c97
sdc: remove vestigial code for tracked constraint followup work
2025-10-08 14:48:00 +02:00
Emil J. Tywoniak
35801c2aa1
sdc: add help
2025-10-08 14:32:21 +02:00
Emil J. Tywoniak
a4dc0156bb
sdc: specialize stubs for the call graph
2025-10-08 13:49:53 +02:00
Emil J. Tywoniak
e341bbb80d
sdc: move to directory
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
9779c9673f
sdc: graph mode only
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
153132d1e9
sdc: add -keep_hierarchy
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
4cf0f8e799
sdc: keep_hiearchy
2025-10-08 13:16:44 +02:00
Emil Jiří Tywoniak
329a3783e2
sdc: refactor more
2025-10-08 13:16:44 +02:00
Emil Jiří Tywoniak
5647bdeb2b
sdc: refactor find_matching
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
c81145ec31
sdc: functional graph
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
2eb842e8b4
sdc: start graph
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
cd244d0d02
sdc: bit selections
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
4a347db75a
sdc: unknown handler experiment
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
c9488c4fd0
sdc: simple mode, remove per-tool stubs
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
b5c40b6ed4
sdc: return resolved patterns
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
297e31d905
sdc: collect strictly matching objects
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
3bdcf37c0e
sdc: stubs SDC commands supported by OpenSTA
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
e4cf2be879
sdc: collect design objects
2025-10-08 13:16:44 +02:00
Emil J. Tywoniak
dc07cc0715
sdc: stubs SDC commands supported by Vivado
2025-10-08 13:14:26 +02:00
Emil J. Tywoniak
b749906b9a
sdc: separate out
2025-10-08 13:14:26 +02:00
Jannis Harder
2c94ca85d9
abc_new: Avoid bufnorm helper cell churn
...
We were performing the helper passes `abc9_ops -replace_zbufs` and
`abc9_ops -restore_zbufs` for every module, but those passes act on the
full design (and can't be applied entirely selectively due to entering
and leaving bufnorm).
This lead to an explosive creation of a lot of redundant bufnorm helper
cells that would have been cleaned up by `clean` but that never ran.
Instead we now run each helper pass once, one before and one after
iterating over the selected modules. This limits the number of bufnorm
helper cells.
2025-10-07 18:05:28 +02:00
Krystine Sherwin
da2e021e3b
abc9.cc: Use -r for &dch
...
Avoids "ABC: The command has to terminate. Boxes are not in a topological order." error during `&if`.
2025-10-06 14:07:40 +01:00
Emil J
7719beb4ae
Merge pull request #5349 from rocallahan/cleanup-hashops
...
Reduce hashops verbiage in `OptMergePass`
2025-09-30 19:34:44 +02:00
Jannis Harder
47639f8a98
Merge pull request #5388 from jix/bufnorm-followup
...
Refactor and fixes to incremental bufNormalize + related changes
2025-09-29 15:15:29 +02:00
Jannis Harder
6a7372626a
Merge pull request #5389 from jix/sva_continue
...
verific: New `-sva-continue-on-error` import option
2025-09-29 15:07:54 +02:00
Emil J
87c1a868d3
Merge pull request #5384 from rocallahan/simplify-opt-merge-logic
...
Move `OptMerge` cell filtering logic to happen while building the cell vector
2025-09-29 15:03:01 +02:00
Martin Povišer
a9318db2fa
opt_hier: Adjust messages
2025-09-29 12:27:27 +02:00
Martin Povišer
ffe2f7a16d
opt_hier: Fix two optimizations conflicting
...
Fix a conflict between the following two:
* propagation of tied-together inputs in
* propagation of unused inputs out
2025-09-29 12:27:27 +02:00
Jannis Harder
cbc1055517
opt_clean: Fix debug output when cleaning up bufnorm cells
2025-09-29 08:21:28 +02:00
Jannis Harder
9396e5e5fe
portarcs: Ignore all bufnorm helper cells
...
The `portarcs` pass was already ignoring `$buf` cells when loading
timing data, but now bufnorm will also emit `$input_port` and `$connect`
helper cells, which need to be ignored as well.
2025-09-29 08:21:28 +02:00
Jannis Harder
ce5d04a42f
hierarchy: Suggest more specific command to skip unsupported SVA
2025-09-26 18:41:26 +02:00
KrystalDelusion
7ebd972165
Merge pull request #5277 from YosysHQ/krys/fix_4983_alt
...
autoname: Avoid integer overflow
2025-09-26 14:11:20 +12:00
Krystine Sherwin
fef6bdae6c
autoname.cc: Return number of renames
...
Was previously the number of proposed renames, but since renames can be skipped this causes the final count to differ from the number of actually renamed objects.
Check counts in `tests/various/autoname.ys`.
2025-09-26 11:05:50 +12:00
Emil J
8c8d18f2d8
Merge pull request #5392 from rocallahan/opt-merge-cleanup
...
Some small readability improvements to `OptMergeWorker`
2025-09-25 12:15:33 +02:00
Martin Povišer
29e0144ebc
Merge pull request #5381 from povik/abc9-multilib
...
Support multiple lib files in abc9_exe
2025-09-25 09:45:09 +02:00
Robert O'Callahan
4d209c187d
Switch OptMergeWorker cell type switching to use IdString::in()
2025-09-25 03:06:58 +00:00
Robert O'Callahan
1c73011e7e
Swap SigSpecs using std::swap with moves
2025-09-25 03:04:17 +00:00
Jannis Harder
83dd99efb7
verific: New -sva-continue-on-error import option
...
This option allows you to process a design that includes unsupported
SVA. Unsupported SVA gets imported as formal cells using 'x inputs and
with the `unsupported_sva` attribute set. This allows you to get a
complete list of defined properties or to check only a supported subset
of properties. To ensure no properties are unintentionally skipped for
actual verification, even in cases where `-sva-continue-on-error` is
used by default to read and inspect a design, `hierarchy -simcheck` and
`hierarchy -smtcheck` (run by SBY) now ensure that no `unsupported_sva`
property cells remain in the design.
2025-09-24 18:58:54 +02:00
Jannis Harder
71882debe7
simplemap: Remove leftover debug output
2025-09-24 13:20:27 +02:00
Jannis Harder
904d49c6d8
abc9_ops: Remove temporary debug log message
...
I missed this when adding the -replace_zbufs option.
2025-09-24 13:20:27 +02:00
Jannis Harder
7a69dbb63d
Merge pull request #5372 from rocallahan/abc-done
...
Make ABC_DONE tracking more robust
2025-09-24 08:40:26 +02:00
Robert O'Callahan
e9aacd8a05
Move OptMerge cell filtering logic to happen while building the cell vector.
...
This code is quite confusing because there are two "is the cell known" filters
applied, one while building the cell vector and one after building the cell
vector, and they're subtly different. I'm preserving the actual behaviour here
but it looks like there is, or was, a bug here.
2025-09-23 23:26:47 +00:00
Emil J
5f6819fd76
Merge pull request #5361 from YosysHQ/emil/simplemap-transfer-src
...
simplemap: fix src attribute transfer
2025-09-23 20:40:57 +02:00
Martin Povišer
3f4b6dc5d3
Support multiple lib files in abc9_exe
2025-09-23 20:34:08 +02:00
KrystalDelusion
d4071b63f7
Merge pull request #5268 from YosysHQ/krys/cutpoint_inout
...
Track wire drivers in cutpoint
2025-09-24 04:14:19 +12:00
Robert O'Callahan
1e5f920dbd
Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
Jannis Harder
13a2481da7
Merge pull request #5365 from rocallahan/deterministic-abc
...
Extract ABC results in the order of `assigned_cells`
2025-09-22 23:21:11 +02:00
Emil J
a78eb9e151
Merge pull request #5315 from YosysHQ/emil/write_rtlil-no-sort
...
write_rtlil: don't sort
2025-09-22 11:14:39 +02:00
