mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-30 21:19:30 +00:00
Code Activity
yosys/passes
History
Robert O'Callahan e9aacd8a05 Move OptMerge cell filtering logic to happen while building the cell vector. 
This code is quite confusing because there are two "is the cell known" filters
applied, one while building the cell vector and one after building the cell
vector, and they're subtly different. I'm preserving the actual behaviour here
but it looks like there is, or was, a bug here.
2025-09-23 23:26:47 +00:00
..
cmds Merge pull request #5315 from YosysHQ/emil/write_rtlil-no-sort 2025-09-22 11:14:39 +02:00
equiv Merge pull request #5357 from rocallahan/builtin-ff 2025-09-17 11:37:16 +02:00
fsm Remove .c_str() calls from parameters to log_warning()/log_warning_noprefix() 2025-09-16 23:02:16 +00:00
hierarchy Remove .c_str() calls from parameters to log_warning()/log_warning_noprefix() 2025-09-16 23:02:16 +00:00
memory Remove .c_str() calls from parameters to log_warning()/log_warning_noprefix() 2025-09-16 23:02:16 +00:00
opt Move OptMerge cell filtering logic to happen while building the cell vector. 2025-09-23 23:26:47 +00:00
pmgen Remove .c_str() from log_cmd_error() and log_file_error() parameters 2025-09-16 22:59:08 +00:00
proc Update passes/proc to avoid bits() 2025-09-16 03:17:23 +00:00
sat Merge pull request #5357 from rocallahan/builtin-ff 2025-09-17 11:37:16 +02:00
techmap Merge pull request #5365 from rocallahan/deterministic-abc 2025-09-22 23:21:11 +02:00
tests Merge pull request #5315 from YosysHQ/emil/write_rtlil-no-sort 2025-09-22 11:14:39 +02:00