mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity
15308 commits 122 branches 59 tags 72 MiB
Commit graph

2419 commits

Author SHA1 Message Date
Miodrag Milanovic
370517b1e6 IO 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
fa14c600ff commented remainder of primitives 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
8023f921e3 RAM 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
b202126c76 IOM 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
71f0984dc9 fixes 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
ef15325dce removed virtual primitive 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
f836de6bcc mark DSPs as TODOs for now 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
8f42d6dace fifo 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
012f0e2952 memory blocks 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
3ed5ea24b2 sortout more blackboxes 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
0ecc2e597f PLLs 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
200e1a7bfe more DSP wrappers 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
ce635abc21 NX_DSP/SPLIT 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
60611b936b CDC_U 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
815622f685 CDC_L wrappers 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
827ea11503 start splitting blackboxes and add wrapper techmap 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
cfce7dd2f8 remove soc 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
9700971a8a just copy LOC 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
989eef29b2 produce less cells 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
74289b7339 remove init from sdff 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
4c1f84a686 add io mapping 2024-08-15 17:50:36 +02:00
Lofty
b0c4add642 Added lutram 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
5d898ab223 Add blackboxes 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
8374f0336d add family and ability to disable carry chains 2024-08-15 17:50:36 +02:00
Lofty
b3f59c9820 Add NX_CY 2024-08-15 17:50:36 +02:00
Lofty
b4e9bb0d85 Add FFs and related tests 2024-08-15 17:50:36 +02:00
Miodrag Milanovic
94b6f19cf0 Make lut init match vendor tools 2024-08-15 17:50:36 +02:00
Lofty
3b48e9df61 Add initial NanoXplore pass 2024-08-15 17:50:36 +02:00
N. Engelhardt
9f869b265c
Merge pull request #4474 from tony-min-1/mchp 
Add PolarFire FPGA support
 2024-07-29 15:28:44 +02:00
Emil J
43c1328fbb
Merge pull request #4479 from yrabbit/z1-power 
Gowin. Add an energy saving primitive
 2024-07-18 11:56:00 +02:00
YRabbit
19bbdd8800 Gowin. Add the DCS primitive 
Not so much adding the primitive itself, but only its DCS_MODE
parameter, without which an error occurs.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
 2024-07-11 21:39:44 +10:00
chunlin min
3db69b7a10 inline all tests. Add switch to remove init values as PolarFire DFFs do not support init 2024-07-08 17:03:03 -04:00
chunlin min
0afb5e28fb cosmetic changes 2024-07-08 15:10:44 -04:00
chunlin min
af67c745c4 initialize argidx to 1 2024-07-08 11:41:41 -04:00
chunlin min
a0c9d10118 undo last change, to investigate dff_opt test failure 2024-07-08 11:30:52 -04:00
chunlin min
3c95a28dc2 fix compile warning 2024-07-08 11:13:53 -04:00
Tony Min
d41688f7d7
Revisions (#4) 
* area should be 1 for all LUTs

* clean up macros

* add log_assert to fail noisily when encountering oddly configured DFF

* clean help msg

* flatten set to true by default

* update

* merge mult tests

* remove redundant test

* move all dsp tests to single file and remove redundant tests

* update ram tests

* add more dff tests

* fix c++20 compile errors

* add option to dump verilog

* default to use abc9

* remove -abc9 option since its the default now

---------

Co-authored-by: tony <minchunlin@gmail.com>
 2024-07-08 10:57:16 -04:00
YRabbit
9d0bca9775 Gowin. Add an energy saving primitive 
We add a BANDGAP primitive used to turn off power to OSC, PLL and other
things on some GOWIN chips.

We also mark this primitive and GSR as keep.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
 2024-07-06 18:58:21 +10:00
Tony Min
6fe0e00050
Add missing u sram init (#3) 
add missing INIT for uSRAM
 2024-07-04 16:39:10 -04:00
chunlin min
8e7ec2d660 add assertions for synth_microchip tests 2024-07-04 15:45:44 -04:00
chunlin min
e3c4791e5b move microchip tests from techlibs/microchip/tests to tests/arch/microchip 2024-07-04 14:16:52 -04:00
chunlin min
19d3214861 use output reg instead of additional reg declaration 2024-07-04 14:13:26 -04:00
C77874
5ba06fd947 another typo 2024-07-04 10:33:59 -07:00
C77874
6b80e02d62 missed a few pf instances 2024-07-04 10:25:15 -07:00
C77874
c385421c17 rename options 2024-07-04 09:45:04 -07:00
C77874
d0cd01adfe fixed typos, build with makefile succeeds 2024-07-04 09:33:58 -07:00
C77874
59e45be275 Merge branch 'mchp' of https://github.com/tony-min-1/yosys into change_filenames 2024-07-04 09:00:38 -07:00
C77874
0bb7d1373f changes made to filenames + references 2024-07-04 08:53:41 -07:00
Chun Lin Min
7770fa70e1 fix cells_sim.v 2024-07-04 05:20:22 -07:00
Chun Lin Min
f57b624281 fix indent 2024-07-02 13:54:36 -07:00