3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-15 19:55:41 +00:00
Commit graph

5526 commits

Author SHA1 Message Date
Stan Lee
286303deca Compilation fix 2026-03-31 12:57:27 -07:00
Stan Lee
b6f118091c Support for N-dimensional arrays in simulation 2026-03-31 12:50:36 -07:00
Akash Levy
b2e7c10bb7
Merge pull request #134 from Silimate/negopt_runtime_fix
[ENG-1692] negopt runtime fix + small cleanup
2026-03-30 17:32:13 -07:00
Akash Levy
db1e0701b0
Apply suggestions from code review
Co-authored-by: greptile-apps[bot] <165735046+greptile-apps[bot]@users.noreply.github.com>
2026-03-30 17:31:59 -07:00
Stan Lee
87e959d14c add warning message 2026-03-30 16:34:20 -07:00
Abhinav Tondapu
df43a3097a [ENG-1692] negopt runtime fix + small cleanup 2026-03-30 16:30:46 -07:00
Akash Levy
5e7e172570
Merge pull request #133 from Silimate/sim
Better support for arrays in RTL + VCD
2026-03-30 15:12:11 -07:00
Stan Lee
c767d90f3d add warning 2026-03-30 14:13:43 -07:00
Stan Lee
e10f545c69 fixes 2026-03-30 13:13:14 -07:00
Stan Lee
857f356f1f remove ambiguity in implementation 2026-03-30 12:26:44 -07:00
Stan Lee
01f0fd751f fixes for arrays 2026-03-30 12:13:50 -07:00
AdvaySingh1
8aebec79a8 Added -filter_non_trigger_outputs knob 2026-03-27 15:41:44 -07:00
AdvaySingh1
ad6546b05e Revert "Update passes/techmap/abc.cc"
This reverts commit 20cf9fb461.
2026-03-27 14:53:38 -07:00
Advay Singh
20cf9fb461
Update passes/techmap/abc.cc
Co-authored-by: greptile-apps[bot] <165735046+greptile-apps[bot]@users.noreply.github.com>
2026-03-27 12:45:57 -07:00
AdvaySingh1
113b3e02ce Removed adding struct partition object file 2026-03-26 16:59:58 -07:00
AdvaySingh1
972e4780c9 Removed extra struct partition pass 2026-03-26 16:58:09 -07:00
AdvaySingh1
f523760b75 merged with main 2026-03-26 16:50:59 -07:00
AdvaySingh1
f42a63941c Added initial clkmerge pass for multiple clock domains 2026-03-26 16:42:27 -07:00
Abhinav Tondapu
510ef01b09 adding temp debug logs to fix runtime issue 2026-03-25 16:55:29 -07:00
AdvaySingh1
92e659f42a Added new port outputs anding the clock domain. TODO: fix if they belong to the same one and there's multiple 2026-03-24 20:00:24 -07:00
AdvaySingh1
f7a9af5252 Make the signal_map flag optional 2026-03-24 14:39:21 -07:00
AdvaySingh1
f9f31afcb4 Makefile pass changes 2026-03-20 12:42:51 -07:00
AdvaySingh1
2fc0591b2c Added clkmerge pass 2026-03-20 12:42:24 -07:00
AdvaySingh1
e2a641f5a8 Added support for printing the cdc map file 2026-03-20 11:32:06 -07:00
AdvaySingh1
59dd03973e Added printing differnt clock domains in signal map 2026-03-20 10:37:47 -07:00
AdvaySingh1
daf5108434 Added inital cone_parition.cc pass. TODO: check with larger designs 2026-03-19 16:30:11 -07:00
AdvaySingh1
1711da5506 Moved the struct_partition pass to Silimate 2026-03-19 15:06:50 -07:00
AdvaySingh1
522ead01df Added small fixes 2026-03-19 15:04:13 -07:00
AdvaySingh1
8536ab69c1 Added -o option for output file in struct_partition 2026-03-19 10:09:11 -07:00
AdvaySingh1
52fad78b40 Removed is_port for non-trigger outputs. TODO: add a flag which does this so POs are only those ones 2026-03-19 09:23:12 -07:00
AdvaySingh1
dc73249d8f Added support for printing the signal map 2026-03-18 16:23:41 -07:00
Stan Lee
8268a79af5 debug before assertion 2026-03-18 14:06:18 -07:00
AdvaySingh1
a3ffc5da30 Added new passes/sat/struct_partition.cc pass to propagate the ports out 2026-03-18 11:53:47 -07:00
Akash Levy
a67471d7f9
Merge pull request #115 from Silimate/sat_clkgate
Sat clkgate
2026-03-04 18:02:27 -08:00
AdvaySingh1
e2b71b0d55 Added -word arg 2026-03-04 14:51:47 -08:00
AdvaySingh1
26adc17fd7 Revert "Changed to for chacterization"
Removing changing _DFF_ to dff for chacterization
2026-03-04 10:43:53 -08:00
Akash Levy
d05236907a Merge branch 'main' into sim 2026-03-03 20:58:07 -08:00
Akash Levy
96104b4431 Merge branch 'main' into sat_clkgate 2026-03-03 20:57:42 -08:00
Akash Levy
958f1c608a
Merge pull request #116 from Silimate/autoscope
Autoscope
2026-03-03 20:49:13 -08:00
tondapusili
b438fd1fe9 negopt: fix quadratic blowup by adding index hints and deferring nusers to filter 2026-03-02 19:33:25 -08:00
Stan Lee
da25b800bc finalized 2026-03-02 11:05:44 -08:00
Akash Levy
7d96a7f73c Update aigmap to go a lot faster using aig template cache and uniquify cache 2026-03-01 22:35:06 -08:00
Akash Levy
b03f73653f Update abc to fix bug 2026-03-01 21:43:26 -08:00
Stan Lee
c459a74c13 autoscoping 2026-03-01 15:39:35 -08:00
Akash Levy
7a35a982d3
Merge pull request #111 from Silimate/timing_balance_impl
silimate: add opt_timing_balance pass and tests
2026-02-28 12:22:23 -08:00
AdvaySingh1
877e97de06 Changed to for chacterization 2026-02-27 15:23:50 -08:00
Advay Singh
8974f3473f
Update passes/silimate/infer_ce.cc
Co-authored-by: greptile-apps[bot] <165735046+greptile-apps[bot]@users.noreply.github.com>
2026-02-27 12:37:49 -08:00
AdvaySingh1
90aa1cc016 Checked out main passes/techmap/clockgate.cc for source attributes and removed logging 2026-02-27 12:24:31 -08:00
AdvaySingh1
3cee420bf9 Merge branch 'main' into sat_clkgate 2026-02-27 11:15:22 -08:00
tondapusili
f46b8d2a44 silimate: add opt_timing_balance pass and tests 2026-02-27 09:13:39 -08:00