mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-17 12:45:44 +00:00
add warning
This commit is contained in:
parent
e10f545c69
commit
c767d90f3d
1 changed files with 2 additions and 0 deletions
|
|
@ -247,6 +247,8 @@ struct SimInstance
|
|||
}
|
||||
return array_handles;
|
||||
}
|
||||
log_warning("Array wire '%s' found in VCD (total width %d) but does not match Yosys wire width %d; skipping.\n",
|
||||
wire_name.c_str(), total_width, wire->width);
|
||||
}
|
||||
return dict<int, fstHandle>();
|
||||
}
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue