3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-20 07:36:39 +00:00
Commit graph

14 commits

Author SHA1 Message Date
Eddie Hung e6642d2928 sta: assume input-less modules to be constant drivers and don't warn ...
if no timing arcs. Also handle undefined modules with a warning
2020-05-05 07:51:22 -07:00
Eddie Hung 9cf172b7a9 sta: better handling when no timing paths and unused bits 2020-05-05 07:51:22 -07:00
Eddie Hung 10eaeabe1e sta: use ID::sta_arrival 2020-05-05 07:51:22 -07:00
Eddie Hung cf6b60f79c sta: more graceful when maxbit is not an endpoint, will still print path 2020-05-05 07:51:22 -07:00
Eddie Hung 72d73fe4d0 sta: missing sigmap 2020-05-05 07:51:22 -07:00
Eddie Hung d58a648f45 sta: do not consider constant bits 2020-05-05 07:51:22 -07:00
Eddie Hung c5e13f412a sta: do not add constant driven POs as endpoints 2020-05-05 07:51:22 -07:00
Eddie Hung 2561121b22 sta: ignore timing arc if no input port 2020-05-05 07:51:22 -07:00
Eddie Hung 70e198f9f9 sta: tune output 2020-05-05 07:51:22 -07:00
Eddie Hung d523168a1c sta: track and print source port too 2020-05-05 07:51:22 -07:00
Eddie Hung ddbe81df78 timinginfo: arrival/required times with clocks 2020-05-05 07:51:22 -07:00
Eddie Hung 9c640bfdd2 sta: reverse LHS of histogram 2020-05-05 07:51:22 -07:00
Eddie Hung f157f6cba3 sta: print out arrival histogram 2020-05-05 07:51:22 -07:00
Eddie Hung dedaab3a7d sta: proof of concept to compute arrival times 2020-05-05 07:51:22 -07:00