3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-21 06:35:49 +00:00
Commit graph

18391 commits

Author SHA1 Message Date
Gus Smith
3f01d7a33a Add test 2026-02-03 14:41:08 -08:00
Stan Lee
bea2a7d473 add few debug 2026-02-03 14:40:33 -08:00
Stan Lee
ce959ec1bb fixes 2026-02-03 12:42:33 -08:00
Stan Lee
6620d098d4 lower verbosity 2026-02-03 12:05:14 -08:00
AdvaySingh1
0b96050933 Added tabbing in blifparse to match sorroundings 2026-02-03 08:44:16 -08:00
Advay Singh
941be57cae
Added design->select after setting strpool_attribute for non-special case cells
Co-authored-by: greptile-apps[bot] <165735046+greptile-apps[bot]@users.noreply.github.com>
2026-02-03 08:41:53 -08:00
Advay Singh
e73c15750c
Update passes/techmap/abc.cc for WARNING: Source wire not
Co-authored-by: greptile-apps[bot] <165735046+greptile-apps[bot]@users.noreply.github.com>
2026-02-03 08:38:07 -08:00
AdvaySingh1
d097e536f2 Fixed log to log_error 2026-02-03 08:33:57 -08:00
Jeppe Johansen
44afd4bbdd Add support for subtraction in preadder 2026-02-03 08:31:01 -08:00
Akash Levy
8e5d24aa6b Bump yosys to latest 2026-02-03 06:08:36 -08:00
Miodrag Milanovic
fc11754557 Release version 0.62 2026-02-03 12:09:24 +01:00
Emil J. Tywoniak
3bfeaee8ca opt_expr: fix const lhs of $pow to $shl 2026-02-03 11:59:00 +01:00
Miodrag Milanović
6dbe03f0f5
Merge pull request #5667 from Logikable/vhdl
Guard vhdl_file::UNDEFINED behind VERIFIC_VHDL_SUPPORT.
2026-02-03 07:59:52 +01:00
github-actions[bot]
153ddc0c84 Bump version 2026-02-03 00:33:37 +00:00
AdvaySingh1
2f3ed06b9b ABC: Added setify to reduce number of entries 2026-02-02 15:30:49 -08:00
Sean Luchen
224549fb88 Guard vhdl_file::UNDEFINED behind VERIFIC_VHDL_SUPPORT.
Signed-off-by: Sean Luchen <seanluchen@google.com>
2026-02-02 15:26:03 -08:00
AdvaySingh1
1317cbbb62 ABC: Added r flag into Extra_UtilGetopt for IoCommandReadBlif 2026-02-02 14:13:18 -08:00
AdvaySingh1
07e21e763a ABC: Refactored fEnabled flag 2026-02-02 14:03:07 -08:00
AdvaySingh1
f452702017 Added abc.node_retention flag 2026-02-02 12:08:18 -08:00
KrystalDelusion
414b1b6019
Merge pull request #5651 from rocallahan/abc-error-nonfatal
Handle ABC nonfatal "Error:" messages
2026-02-03 08:55:05 +13:00
AdvaySingh1
47469c2490 Added re-added gateinit logic previously deleted 2026-02-02 10:32:32 -08:00
Emil J
59653da599
Merge pull request #5609 from nataliakokoromyti/upstream-design-run-pass
Add Design::run_pass()
2026-02-02 19:30:18 +01:00
AdvaySingh1
900f8408af Fixed read_until_abc_done 2026-02-02 10:27:33 -08:00
AdvaySingh1
b005f69e27 Added comments in blifparse.cc 2026-02-02 10:15:59 -08:00
AdvaySingh1
9646319098 Fixed source wire to be reset to nullptr so value isn't carried on 2026-02-02 10:10:01 -08:00
AdvaySingh1
15625f56ed Removed cmath arbitrary include 2026-02-02 10:08:41 -08:00
AdvaySingh1
b6c1d2fd27 Merge branch 'main' into nr_cleanup 2026-02-02 09:43:42 -08:00
AdvaySingh1
625d2caeaf ABC: Stylistic abc fixes 2026-02-02 09:41:47 -08:00
Miodrag Milanović
f5c8368f7a
Merge pull request #5662 from YosysHQ/update_abc
Update ABC as per 2026-02-02
2026-02-02 13:44:56 +01:00
Miodrag Milanovic
b88d6588bc Update ABC as per 2026-02-02 2026-02-02 11:25:57 +01:00
Akash Levy
7c70026610 Fix verific issue 2026-02-01 00:16:10 -08:00
Akash Levy
bdc9ad9f53 Bump version 2026-01-30 19:29:00 -08:00
Akash Levy
462caedc1c Merge fixups 2026-01-30 18:35:53 -08:00
AdvaySingh1
fc61433faa Reducing verbosity for cell printing 2026-01-30 13:11:36 -08:00
AdvaySingh1
7dab62cb42 ABC cleanup 2026-01-30 12:43:59 -08:00
AdvaySingh1
d7a3b4e312 Removed extraneous readblif knob from abc.cc 2026-01-30 12:42:55 -08:00
AdvaySingh1
3b4574b648 abc.cc node_retention pass cleanup 2026-01-30 12:00:12 -08:00
AdvaySingh1
d7aca59e27 Updated abc.cc and blifparse.cc 2026-01-30 11:22:00 -08:00
Miodrag Milanović
ac427a79b0
Merge pull request #5644 from nataliakokoromyti/upstream-linux-perf-unistd
Add unistd header for Linux
2026-01-30 08:17:43 +01:00
Miodrag Milanović
382b28acbe
Merge pull request #5648 from YosysHQ/verific_moreopts
verific: fixed -sv2017 option and added ability to set VHDL standard
2026-01-30 08:17:19 +01:00
Akash Levy
892ef37b26 Undo 2026-01-29 19:36:36 -08:00
Akash Levy
bbdf5042c7 Add PYTHON_INCLUDE_FLAGS 2026-01-29 19:20:46 -08:00
Robert O'Callahan
9c56c93632 Add missing newlines to some 'log_error's 2026-01-30 01:52:19 +00:00
Robert O'Callahan
6af1b5b19c Don't treat ABC 'Error:' output as indicating a fatal error, since these messages aren't necessarily fatal 2026-01-30 01:52:19 +00:00
Akash Levy
a9cf998f9f Merge from upstream 2026-01-29 17:46:44 -08:00
github-actions[bot]
106f289e31 Bump version 2026-01-30 00:30:58 +00:00
KrystalDelusion
5a4ad6a6d0
Merge pull request #5640 from YosysHQ/krys/fix_mod.py
Don't use `module mod_name(...)` style in cell libs
2026-01-30 11:40:07 +13:00
Emil J
a68fee1115
Merge pull request #5646 from rocallahan/debug-design_equal
Dump module details when `design_equal` fails
2026-01-29 18:57:24 +01:00
Natalia
61b1c3c75a use run_pass in ecp5 add/sub test 2026-01-29 02:42:23 -08:00
Natalia
7439d2489e add assertion to run_pass test 2026-01-29 02:23:07 -08:00