mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-11 03:14:32 +00:00
Code Activity

Merge pull request #5667 from Logikable/vhdl

Browse source 
Guard vhdl_file::UNDEFINED behind VERIFIC_VHDL_SUPPORT.
This commit is contained in:
Miodrag Milanović 2026-02-03 07:59:52 +01:00 • committed by GitHub
commit 6dbe03f0f5
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verific/verific.cc
View file

@ -3701,7 +3701,9 @@ struct VerificPass : public Pass {
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{
unsigned verilog_mode = veri_file::UNDEFINED;
#ifdef VERIFIC_VHDL_SUPPORT
unsigned vhdl_mode = vhdl_file::UNDEFINED;
#endif
bool is_formal = false;
const char* filename = nullptr;