mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-18 13:15:46 +00:00
Code Activity

Added design->select after setting strpool_attribute for non-special case cells

Browse source 
Co-authored-by: greptile-apps[bot] <165735046+greptile-apps[bot]@users.noreply.github.com>
This commit is contained in:
Advay Singh 2026-02-03 08:41:53 -08:00 • committed by GitHub
parent e73c15750c
commit 941be57cae
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/techmap/abc.cc
View file

@ -1753,7 +1753,7 @@ void AbcModuleState::extract(AbcSigMap &assign_map, dict<SigSpec, std::string> &
cell->setPort(conn.first, newsig);
}
cell->add_strpool_attribute(ID::src, src_pool); // SILIMATE: set src attribute from wire pool
design->select(module, cell);
}
for (auto conn : mapped_mod->connections()) {