mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity
16020 commits 122 branches 59 tags 72 MiB
Commit graph

16020 commits

This branch
This branch
All branches
Author SHA1 Message Date
github-actions[bot]
f7120e9c2a Bump version 2025-10-02 00:22:09 +00:00
Jannis Harder
058766da22
Merge pull request #5393 from sifferman/ifdef_tran 
Added ifndef SIMLIB_NOCONNECT
 2025-10-01 21:05:44 +02:00
Ethan Sifferman
d5beb65d30 added SIMLIB_VERILATOR_COMPAT 2025-10-01 10:19:25 -07:00
Emil J
2872847ea5
Merge pull request #5403 from rocallahan/idstring-empty 
Optimize `IdString::empty()`
 2025-10-01 11:23:59 +02:00
Robert O'Callahan
d45223976a Optimize IdString::empty() 
I actually saw this take 0.6% of the time in an `opt_clean` pass (under Module::check()).
Trivial issue, but the fix is also trivial and simple.
 2025-10-01 02:49:03 +00:00
Robert O'Callahan
915ad949f9 Limit the maximum size of parsed RTLIL constants to 1 Gb. 
Without this check it's trivially easy to crash Yosys with a tiny RTLIL input
by specifying a constant with very large width. Fuzz testers love hitting this
over and over again.
 2025-10-01 02:17:22 +00:00
Robert O'Callahan
ac4cb5e460 Implement a handwritten recursive-descent RTLIL parser with minimal copying 2025-10-01 02:17:22 +00:00
github-actions[bot]
01eaaa4b90 Bump version 2025-10-01 00:26:18 +00:00
Robert O'Callahan
7f550468ea Update RTLIL text representation docs 2025-09-30 21:39:19 +00:00
Robert O'Callahan
db3d9a1baf When adding named elements to an RTLIL::Module, std::move the name to avoid refcount churn 2025-09-30 21:39:18 +00:00
Robert O'Callahan
86d8dd6224 Add a moving assignment operator for IdString to avoid refcount churn 2025-09-30 21:39:18 +00:00
Robert O'Callahan
39c6e06e3d Add an IdString(std::string_view) constructor for efficiency when we already know the string length 2025-09-30 21:39:18 +00:00
Robert O'Callahan
6b43fca8df Make the Const string constructor take the string by value and move it into the const 2025-09-30 21:39:18 +00:00
Emil J
7719beb4ae
Merge pull request #5349 from rocallahan/cleanup-hashops 
Reduce hashops verbiage in `OptMergePass`
 2025-09-30 19:34:44 +02:00
Emil J
60c551f961
Merge pull request #5400 from YosysHQ/emil/github-contribution-template-update 
Update contribution templates
 2025-09-30 11:03:49 +02:00
Emil J. Tywoniak
dc7764e247 .github: typos 2025-09-30 11:03:19 +02:00
Miodrag Milanović
330a5fc101
Merge pull request #5402 from YosysHQ/micko/extensions 
Force linking log_compat when extensions are linked
 2025-09-30 09:10:04 +02:00
Miodrag Milanovic
e6fa0223c8 Force linking log_compat when extensions are linked 2025-09-30 08:44:31 +02:00
github-actions[bot]
5fd2aecd90 Bump version 2025-09-30 00:23:05 +00:00
Emil J. Tywoniak
b86cc0d9b3 docs: replace Slack with Discourse in extensions writing guide 2025-09-29 23:20:06 +02:00
Emil J. Tywoniak
b2adaeec69 .github: replace Slack and GitHub Discussions with Discourse in issue templates 2025-09-29 23:03:54 +02:00
Emil J. Tywoniak
4c17ac5ac2 .github: suggest Discourse in PR template 2025-09-29 23:03:29 +02:00
ShinyKate
30cb72a162
Merge pull request #4125 from povik/read-blif-gate-ff 
read_blif: Represent sequential elements with gate cells
 2025-09-29 08:21:16 -05:00
Jannis Harder
47639f8a98
Merge pull request #5388 from jix/bufnorm-followup 
Refactor and fixes to incremental bufNormalize + related changes
 2025-09-29 15:15:29 +02:00
Jannis Harder
6a7372626a
Merge pull request #5389 from jix/sva_continue 
verific: New `-sva-continue-on-error` import option
 2025-09-29 15:07:54 +02:00
Emil J
87c1a868d3
Merge pull request #5384 from rocallahan/simplify-opt-merge-logic 
Move `OptMerge` cell filtering logic to happen while building the cell vector
 2025-09-29 15:03:01 +02:00
Martin Povišer
04c7013f0e
Merge pull request #5399 from povik/opt_hier-bug 
opt_hier: Fix two optimizations conflicting
 2025-09-29 14:53:54 +02:00
Akash Levy
acf3a6606f Small gitignore fixes 2025-09-29 12:11:59 +01:00
Martin Povišer
a9318db2fa opt_hier: Adjust messages 2025-09-29 12:27:27 +02:00
Martin Povišer
ffe2f7a16d opt_hier: Fix two optimizations conflicting 
Fix a conflict between the following two:

 * propagation of tied-together inputs in
 * propagation of unused inputs out
 2025-09-29 12:27:27 +02:00
Miodrag Milanović
69770a844e
Merge pull request #5396 from akashlevy/pyosys_fix 
BUGFIX: pyosys cannot parse header with omitted function args
 2025-09-29 10:20:31 +02:00
Jannis Harder
86fb2f16f7 bufnorm: Refactor and fix incremental bufNormalize 
This fixes some edge cases the previous version didn't handle properly
by simplifying the logic of determining directly driven wires and
representatives to use as buffer inputs.
 2025-09-29 08:21:28 +02:00
Jannis Harder
cbc1055517 opt_clean: Fix debug output when cleaning up bufnorm cells 2025-09-29 08:21:28 +02:00
Jannis Harder
90669ab4eb aiger2: Only fail for reachable undirected bufnorm helper cells 
The aiger2 backend checks for unsupported cells during indexing. This
causes it to fail when `$connect` or `$tribuf` (as workaround for
missing 'z-$buf support) cells are present in the module.

Since bufnorm adds these cells automatically, it is very easy to end up
with them due to unconnected wires or e.g. `$specify` cells, which do
not pose an actual problem for the backend, since it will never
encounter those during a traversal.

With this, we ignore them during indexing and only produce an actual error
message if we reach such a cell during the traversal.
 2025-09-29 08:21:28 +02:00
Jannis Harder
9396e5e5fe portarcs: Ignore all bufnorm helper cells 
The `portarcs` pass was already ignoring `$buf` cells when loading
timing data, but now bufnorm will also emit `$input_port` and `$connect`
helper cells, which need to be ignored as well.
 2025-09-29 08:21:28 +02:00
Akash Levy
4b6b254e31 pyosys cannot parse header with omitted function args 2025-09-28 01:37:30 -07:00
Jannis Harder
4bb4b6c662 verific: Extend -sva-continue-on-err to handle FSM explosion 
This also rolls back any added cells and wires, since we might have
added a lot of helper logic by the point we detect this.
 2025-09-27 21:13:02 +02:00
Miodrag Milanovic
714603bf69 synth_nexus to synth_lattice 2025-09-26 19:45:03 +01:00
Jannis Harder
ce5d04a42f hierarchy: Suggest more specific command to skip unsupported SVA 2025-09-26 18:41:26 +02:00
KrystalDelusion
7ebd972165
Merge pull request #5277 from YosysHQ/krys/fix_4983_alt 
autoname: Avoid integer overflow
 2025-09-26 14:11:20 +12:00
github-actions[bot]
6a5d956747 Bump version 2025-09-26 00:22:24 +00:00
Krystine Sherwin
941ba3b745
autoname.ys: Extra check for rename order 
Disabling comparison with best score will cause this check to fail.  Preferred names will not be possible if $name2 has not yet been renamed.
 2025-09-26 11:36:23 +12:00
Krystine Sherwin
fef6bdae6c
autoname.cc: Return number of renames 
Was previously the number of proposed renames, but since renames can be skipped this causes the final count to differ from the number of actually renamed objects.
Check counts in `tests/various/autoname.ys`.
 2025-09-26 11:05:50 +12:00
Miodrag Milanovic
58f9531bfb enable ABC9 by default except for XO2/3/3D 2025-09-25 15:44:05 +01:00
Miodrag Milanović
4b9e4bfae9 Update techlibs/lattice/synth_lattice.cc 
Co-authored-by: Lofty <dan.ravensloft@gmail.com>
 2025-09-25 15:44:05 +01:00
Miodrag Milanovic
faf82a5ff5 Add help message for synth_ecp5 2025-09-25 15:44:05 +01:00
Miodrag Milanovic
47a2215fe0 Update filenames and location for test script 2025-09-25 15:44:05 +01:00
Miodrag Milanovic
4a7f94f1c1 Enable synth_ecp5 wrapper and copy sim files for backwards compatibility 2025-09-25 15:44:05 +01:00
Miodrag Milanovic
e7ac237499 Delete synth_ecp5 2025-09-25 15:44:03 +01:00
Miodrag Milanovic
cfe53b7395 Move diamond tests 2025-09-25 15:38:57 +01:00