mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-04 06:53:59 +00:00
added SIMLIB_VERILATOR_COMPAT
This commit is contained in:
parent
0eb93c80e6
commit
d5beb65d30
1 changed files with 8 additions and 0 deletions
|
@ -31,6 +31,14 @@
|
|||
*
|
||||
*/
|
||||
|
||||
// If using Verilator, define SIMLIB_VERILATOR_COMPAT
|
||||
`ifdef SIMLIB_VERILATOR_COMPAT
|
||||
/* verilator lint_save */
|
||||
/* verilator lint_off DEFOVERRIDE */
|
||||
`define SIMLIB_NOCONNECT
|
||||
/* verilator lint_restore */
|
||||
`endif
|
||||
|
||||
// --------------------------------------------------------
|
||||
//* ver 2
|
||||
//* title Bit-wise inverter
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue