3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-15 11:45:41 +00:00
Commit graph

11 commits

Author SHA1 Message Date
Emil J. Tywoniak
d952b04e54 opt_expr: convert remaining rewrites to patcher 2026-06-10 14:53:05 +02:00
Emil J. Tywoniak
a689cdc6ed patch: don't track root cell deletions for perf 2026-06-10 14:53:04 +02:00
Emil J. Tywoniak
dab9a386cc opt_expr: WIP use patcher more 2026-05-28 22:51:30 +02:00
Emil J. Tywoniak
cef8186c4a patch: infer leaves for gc 2026-05-28 12:56:13 +02:00
Emil J. Tywoniak
1cd0d37511 patch: instead of cell->cell, use port->sig rewrites 2026-05-27 18:07:01 +02:00
Emil J. Tywoniak
9f22b9d2a0 patch: source transfer 2026-05-23 00:10:02 +02:00
Emil J. Tywoniak
d2ae9b48e4 patch: signorm, move 2026-05-23 00:09:17 +02:00
Emil J. Tywoniak
b7ea32dbee patch: unique heap 2026-05-23 00:09:17 +02:00
Emil J. Tywoniak
dbc7e33908 rtlil: add CellAdderMixin for shared Cell adder interface between Module and Patch 2026-05-23 00:09:14 +02:00
Emil J. Tywoniak
89e5c4ccca test_patch total basics 2026-05-23 00:07:39 +02:00
Emil J. Tywoniak
b3f605e0d2 patcher: start 2026-05-23 00:07:39 +02:00