3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 03:15:50 +00:00
Commit graph

11 commits

Author SHA1 Message Date
Artur Swiderski
dd9c11c035 fix input -> output timings 2020-12-06 14:07:41 +01:00
Artur Swiderski
cab1f9872b minor changes 2020-12-06 12:24:44 +01:00
Artur Swiderski
1452cd88e8 remove cycloneive 2020-11-14 18:05:14 +01:00
Artur Swiderski
f7dc93c652 some refactoring 2020-11-01 16:09:03 +01:00
Artur Swiderski
7a8efe9f1b before some refactoring 2020-10-31 00:59:48 +01:00
Artur Swiderski
42c5007cf6 some progress in le mapping 2020-10-29 01:19:20 +01:00
Artur Swiderski
53a95de62f minor progress in mapping 2020-10-28 00:25:57 +01:00
Artur Swiderski
309689da5b minor cleanup and fixes 2020-10-24 00:02:05 +02:00
Artur Swiderski
41f83c19fd start modify files to reflect cyclone iv LE - architecture 2020-10-15 23:31:16 +02:00
Artur Swiderski
80c08850c9 continue cleanup of files for intel-le handling 2020-10-14 00:56:16 +02:00
Artur Swiderski
36bd075865 start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00