mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-28 10:19:26 +00:00
Code Activity
10309 commits 121 branches 59 tags 72 MiB
Commit graph

10309 commits

This branch
This branch
All branches
Author SHA1 Message Date
Yosys Bot
d9af3cadf8 Bump version 2020-11-02 00:10:06 +00:00
whitequark
bbaf8693c6
Merge pull request #2425 from whitequark/cxxrtl-meminit-constness 
cxxrtl: don't assert on non-constant $meminit inputs
 2020-11-01 17:08:42 +00:00
whitequark
2ba05f5c31 cxxrtl: don't assert on non-constant $meminit inputs. 
Fixes #2129.
 2020-11-01 15:57:20 +00:00
whitequark
cc7ad65a79
Merge pull request #2424 from whitequark/cxxrtl-multiple-drivers 
cxxrtl: don't assert on wires with multiple drivers
 2020-11-01 13:52:59 +00:00
whitequark
cdf4ce9871 cxxrtl: don't assert on wires with multiple drivers. 
Fixes #2374.
 2020-11-01 12:49:30 +00:00
Yosys Bot
56054f2ce3 Bump version 2020-11-01 00:10:05 +00:00
whitequark
dfeff65c2b
Merge pull request #2416 from QuantamHD/master 
Adds support for defining abc location at runtime
 2020-10-31 07:59:44 +00:00
Yosys Bot
166a84bdb8 Bump version 2020-10-31 00:10:15 +00:00
Miodrag Milanovic
c228cb74d6 Update verific version 2020-10-30 08:32:59 +01:00
Ethan Mahintorabi
5c36e7757c This patch adds support for defining the ABC location at runtime instead of at compile time. This is helpful in build systems like bazel which do not have stable locations for binaries or directories during the compilation phase. 
This change should be backwards compatible with the existing behavior.
 2020-10-28 19:00:06 -07:00
Yosys Bot
e2a39bb1e7 Bump version 2020-10-25 00:10:05 +00:00
Marcelina Kościelnicka
d3b6b7fe98 xilinx: Fix attributes_test.ys 
This test pretty much passes by accident — the `prep` command runs
memory_collect without memory_dff first, which prevents merging read
register into the memory, and thus blocks block RAM inference for a
reason completely unrelated to the attribute.

The attribute setting didn't actually work because it was set on the
containing module instead of the actual memory.
 2020-10-24 23:52:37 +02:00
Yosys Bot
623526d17d Bump version 2020-10-23 00:10:07 +00:00
David Shah
6d63e58e46 nexus: Add make_transp to BRAMs 
Signed-off-by: David Shah <dave@ds0.me>
 2020-10-22 15:11:59 +01:00
N. Engelhardt
3b86b5da5f
Merge pull request #2403 from nakengelhardt/sim_timescale 
sim -vcd: add date, version, and option for timescale
 2020-10-22 14:01:24 +02:00
Marcelina Kościelnicka
eb76d35e80 memory_dff: Fix needlessly duplicating enable bits. 
When the register being merged into the EN signal happens to be a $sdff,
the current code creates a new $mux for every bit, even if they happen
to be identical (as is usually the case), preventing proper grouping
further down the flow.  Fix this by adding a simple cache.

Fixes #2409.
 2020-10-22 13:03:42 +02:00
Yosys Bot
1a7a597e07 Bump version 2020-10-22 00:10:06 +00:00
Marcelina Kościelnicka
2d340cd355 btor: Use Mem helper. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
f272c8b407 smt2: Use Mem helper. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
ec483b7c3b verilog_backend: Use Mem helper. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
b065e09045 sim: Use Mem helper. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
e759e301a8 clk2fflogic: Use Mem helper. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
06141db233 opt_mem: Use Mem helpers. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
21896e2a02 memory_bram: Use Mem helpers. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
1e8098279f memory_map: Use Mem helpers. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
d390b380e1 memory_unpack: Use Mem helpers. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
e9978aaf15 memory_collect: Use Mem helpers. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
248b193d6d memory_nordff: Use Mem helpers. 2020-10-21 17:51:20 +02:00
Marcelina Kościelnicka
8720482ebd Add new helper structures to represent memories. 2020-10-21 17:51:20 +02:00
N. Engelhardt
1c96a0b1d5 use strftime instead of put_time for gcc 4.8 compatibility 2020-10-21 17:47:00 +02:00
Yosys Bot
c76d533e07 Bump version 2020-10-21 00:10:07 +00:00
clairexen
e919d0c125
Merge pull request #2405 from byuccl/fix_xilinx_cells 
xilinx/cells_sim.v: Move signal declaration to before first use
 2020-10-20 17:11:36 +02:00
clairexen
099d0c2a8a
Merge pull request #2404 from YosysHQ/claire/fixrpcargs 
Fix argument handling in connect_rpc
 2020-10-20 11:32:35 +02:00
Yosys Bot
06347b119b Bump version 2020-10-20 00:10:06 +00:00
Jeff Goeders
8be56960a2 Move signal declarations to before first use 
Signed-off-by: Jeff Goeders <jeff.goeders@gmail.com>
 2020-10-19 16:09:18 -06:00
Claire Xenia Wolf
acc9d0575b Fix argument handling in connect_rpc 
Signed-off-by: Claire Xenia Wolf <claire@symbioticeda.com>
 2020-10-19 13:40:57 +02:00
Miodrag Milanović
ac0bd2ffc4
Merge pull request #2397 from daveshah1/nexus 
synth_nexus: Initial implementation
 2020-10-19 11:20:56 +02:00
N. Engelhardt
eccc48c39f wild guessing at the problem because it builds fine on my machines 2020-10-16 18:46:59 +02:00
N. Engelhardt
668d5253a5 sim -vcd: add date, version, and option for timescale 2020-10-16 18:19:58 +02:00
Yosys Bot
4c925a3214 Bump version 2020-10-16 00:10:07 +00:00
clairexen
66769a3f6a
Merge pull request #2398 from jakobwenzel/smtbmc-escape 
smtbmc: escape identifiers in verilog testbench
 2020-10-15 18:08:59 +02:00
David Shah
4d584d9319 synth_nexus: Initial implementation 
Signed-off-by: David Shah <dave@ds0.me>
 2020-10-15 08:52:15 +01:00
Yosys Bot
84e9fa7648 Bump version 2020-10-13 00:10:06 +00:00
Miodrag Milanovic
c8f052bbe0 extend verific library API for formal apps and generators 2020-10-12 14:56:15 +02:00
Yosys Bot
c403c984dd Bump version 2020-10-09 00:10:05 +00:00
Marcelina Kościelnicka
7670a89e1f opt_clean: Better memory handling. 
Previously, `$memwr` and `$meminit` cells were always preserved (along
with the memory itself).  With this change, they are instead part of the
main cell mark-and-sweep pass: a memory (and its `$meminit` and `$memwr`
cells) is only preserved iff any associated `$memrd` cell needs to be
preserved.
 2020-10-08 18:05:51 +02:00
Jakob Wenzel
54166ae0c5 smtbmc: escape identifiers in verilog testbench 2020-10-06 11:27:14 +02:00
Yosys Bot
fd306b0520 Bump version 2020-10-06 00:10:06 +00:00
Miodrag Milanović
1b7ed719a5
Update required Verific version 2020-10-05 13:27:27 +02:00
Yosys Bot
5aa35b8992 Bump version 2020-10-03 00:10:06 +00:00