mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-15 11:45:41 +00:00
Code Activity
19197 commits 135 branches 69 tags 58 MiB
Commit graph

19197 commits

This branch
This branch
All branches
Author SHA1 Message Date
Akash Levy
cf79f3caac Merge remote-tracking branch 'upstream' 2026-06-26 04:17:51 -07:00
Miodrag Milanović
0af18fa273
Merge pull request #5988 from YosysHQ/ccache 
CI cleanups and improvements
 2026-06-26 09:13:43 +00:00
Miodrag Milanovic
cefe7266b1 Add restore keys 2026-06-26 10:55:28 +02:00
Miodrag Milanovic
bd1cb398e4 Update iverilog and build-env 2026-06-26 10:11:15 +02:00
Miodrag Milanovic
18902ddd34 Fix formatting 2026-06-26 08:11:16 +02:00
Miodrag Milanovic
53138724db Remove intel macOS compiler 2026-06-26 08:09:10 +02:00
Miodrag Milanovic
f1820e4423 Use updated msvc-dev-cmd action 2026-06-26 08:08:53 +02:00
Miodrag Milanovic
b8459c9dec Use forked skip-duplicate-actions 2026-06-26 08:08:22 +02:00
Miodrag Milanovic
3f4fa079f8 Upgrade base github actions 2026-06-26 08:06:44 +02:00
Miodrag Milanovic
63dd0e1a60 Add ccache 2026-06-26 08:02:58 +02:00
Miodrag Milanovic
06a64af1f4 Set CodeQL to be executed weekly 2026-06-26 07:56:30 +02:00
Akash Levy
e992e76eba
Merge pull request #195 from Silimate/merge3 
Merge3
 2026-06-25 05:29:55 -07:00
Akash Levy
3783a820ee Merge remote-tracking branch 'upstream' into merge3 2026-06-25 04:51:46 -07:00
Akash Levy
7449b008a4
Merge pull request #194 from Silimate/sim_count_overflow_fix 
Sim count overflow fix pow10
 2026-06-25 03:41:14 -07:00
Akash Levy
f3b5b8f2c0 Sim count overflow fix pow10 2026-06-25 02:57:14 -07:00
Akash Levy
34e2e7ea2f
Merge pull request #192 from Silimate/large_mem_fix 
Large mem fix with long long
 2026-06-25 02:01:00 -07:00
Akash Levy
ff0014b925 Merge branch 'main' into large_mem_fix 2026-06-25 01:03:28 -07:00
Akash Levy
3876f53c73
Merge pull request #193 from Silimate/opt_compact_prefix_fix3 
opt_compact_prefix fix 3
 2026-06-25 00:49:38 -07:00
Akash Levy
2acff6a62c tests: fix sv_implicit_ports for port-resize log severity change 
"Reduce port resize to warning" changed the resize message from
log_warning() to log(), which -q suppresses. Run the resize case without
-q and drop the stale "Warning: " prefix so the message is observed.

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-06-24 23:52:31 -07:00
Akash Levy
139caf991c opt_compact_prefix: scope per-sweep clean to module, warn on non-convergence 
Address review feedback on the fixpoint loop:
- Scope the per-sweep cleanup to the module under rewrite via
  Pass::call_on_module(..., "clean -purge") instead of running clean over
  the whole design selection. This avoids O(N^2) work across modules and
  keeps untouched modules' dangling cells until their own sweep, matching
  the original single-call behavior.
- Emit a log_warning if a module fails to reach a fixpoint within
  max_sweeps, so silent truncation of compaction is visible.

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-06-24 23:52:30 -07:00
Akash Levy
2f8c9327b3 Verific: guard large-mem RAM width/word-count against int overflow 
Address review feedback on the large-memory fix:
- comment explaining the 64-bit promotion and the remaining int limits
- log_error if the per-word width or word count would overflow RTLIL's
  int memory->width / memory->size fields, instead of silently truncating

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-06-24 23:33:55 -07:00
Akash Levy
da947b72d8 opt_compact_prefix fix 3 2026-06-24 22:40:21 -07:00
Akash Levy
9bfe32bffc Reduce port resize to warning 2026-06-24 17:21:38 -07:00
Akash Levy
2c790e52cd Large mem fix with long long 2026-06-24 17:21:10 -07:00
Miodrag Milanović
23aadd92ab
Merge pull request #5985 from YosysHQ/logid_left 
Remove leftover use of log_id
 2026-06-24 07:15:32 +00:00
Miodrag Milanovic
fd3ec58055 Remove leftover use of log_id 2026-06-24 08:04:48 +02:00
Akash Levy
d0879b7657 Bump abc to yosys-experimental head (8017a034) 
Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-06-23 16:06:30 -07:00
KrystalDelusion
a07c484ce1
Merge pull request #5981 from YosysHQ/krys/equiv_opt_unknown 
equiv_opt: Add ignore-unknown-cells
 2026-06-23 19:58:30 +00:00
Miodrag Milanović
30d0b39a15
Merge pull request #5982 from YosysHQ/cleanup 
File cleanup
 2026-06-23 14:07:10 +00:00
Miodrag Milanovic
43d8a84bdc Add pre-commit config file 2026-06-23 07:30:54 +02:00
Miodrag Milanovic
55034dbe91 Remaining fix 2026-06-23 07:26:12 +02:00
Miodrag Milanovic
a689342207 Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
Miodrag Milanovic
48a3dcc02a End of file fix 2026-06-23 07:23:41 +02:00
Miodrag Milanovic
3ac58b3ac1 Fixed line endings 2026-06-23 07:17:22 +02:00
Miodrag Milanovic
1f0ac8fffc Remove utf-8 marker 2026-06-23 07:14:20 +02:00
Miodrag Milanovic
f362e1db0e Remove executable flag from .v files 2026-06-23 07:12:43 +02:00
Akash Levy
e430753499
Merge pull request #191 from Silimate/fix_release 
ci: fix silimate release
 2026-06-22 19:42:44 -07:00
Mohamed Gaber
e804c1e3c2 ci: fix silimate release 
- add option to test release flow without pushing to main
- add cmake to musllinux
- upgrade manylinux to rh-devtoolset-11
- add llvm to macos
- made CMake no longer error on unused parameters because we have some functions that are different from upstream but we'd like to keep the same signature
 2026-06-23 05:14:22 +03:00
Akash Levy
bc56d9b3c0
Merge pull request #186 from Silimate/update_from_upstream 
chore: merge upstream
 2026-06-22 16:30:28 -07:00
KrystalDelusion
fe8f29b5f8
Merge pull request #5975 from dobios/patch-1 
[docs] nit: least/most significant bits referred to using LSB/MSB instead of LSb/MSb
 2026-06-22 23:21:34 +00:00
KrystalDelusion
e20a9168fb
Merge pull request #5971 from YosysHQ/krys/upto_indexing 
write_verilog: Fix upto indexing for single bit
 2026-06-22 23:04:16 +00:00
Krystine Sherwin
de6aa77dc8
equiv_opt: Add ignore-unknown-cells 2026-06-23 10:54:00 +12:00
Miodrag Milanović
0bd04dbae3
Merge pull request #5980 from YosysHQ/synth_intel 
synth_intel: fix broken dsp mapping
 2026-06-22 16:46:02 +00:00
Miodrag Milanovic
09eef69e31 synth_intel: fix broken dsp mapping 2026-06-22 17:51:26 +02:00
Mohamed Gaber
a8142b882f CMake: integrate backward-cpp 2026-06-22 18:24:29 +03:00
Miodrag Milanović
6edbcecc52
Merge pull request #5972 from YosysHQ/ci_mingw64 
Add mingw64 build to CI
 2026-06-22 14:54:56 +00:00
Miodrag Milanović
9139c94c8c
Merge pull request #5977 from YosysHQ/bitwuzla 
smtbmc: support latest bitwuzla
 2026-06-22 14:23:35 +00:00
Miodrag Milanovic
ed654de3d9 Add mingw64 build to CI 2026-06-22 16:22:13 +02:00
nella
57ec784983
Merge pull request #5953 from YosysHQ/nella/muxcover-enhancements 
Add muxcover x peepopt regression test (#964).
 2026-06-22 10:13:43 +00:00
nella
8f5d2d5894 Use -assert-none. 2026-06-22 11:12:00 +02:00