mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-26 10:38:47 +00:00
Code Activity

Merge pull request #5980 from YosysHQ/synth_intel

Browse source 
synth_intel: fix broken dsp mapping
This commit is contained in:
Miodrag Milanović 2026-06-22 16:46:02 +00:00 • committed by GitHub
commit 0bd04dbae3
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 4 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/intel/CMakeLists.txt
View file

@ -40,6 +40,7 @@ yosys_pass(synth_intel
max10/cells_sim.v
max10/cells_map.v
max10/dsp_map.v
cyclone10lp/cells_sim.v
cyclone10lp/cells_map.v

3
techlibs/intel/synth_intel.cc
View file

@ -176,6 +176,9 @@ struct SynthIntelPass : public ScriptPass {
family_opt != "cyclone10lp")
log_cmd_error("Invalid or no family specified: '%s'\n", family_opt);
if (family_opt != "max10")
nodsp = true;
log_header(design, "Executing SYNTH_INTEL pass.\n");
log_push();