12754 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Marcin Kościelnicki	fdcbda195b	opt_share: Fix handling of fine cells. ... Fixes #1525.	2019-11-27 08:01:07 +01:00
Eddie Hung	5e67df38ed	latch -> box	2019-11-26 22:59:05 -08:00
Eddie Hung	f1538c3642	Merge branch 'master' into xaig_dff	2019-11-26 22:56:53 -08:00
Eddie Hung	4a0198128e	Add citation	2019-11-26 22:51:16 -08:00
Eddie Hung	2105ae176a	Check for either sign or zero extension for postAdd packing	2019-11-26 22:51:00 -08:00
Eddie Hung	15042eaf57	Remove notes	2019-11-26 22:41:35 -08:00
Eddie Hung	a30d5e1cc3	Fold loop	2019-11-26 21:57:50 -08:00
Eddie Hung	68717dd03b	Do not sigmap keep bits inside write_xaiger	2019-11-26 21:57:50 -08:00
Eddie Hung	7136cee6b4	xaiger: do not promote output wires	2019-11-26 21:55:37 -08:00
Eddie Hung	222e199b73	Add testcase derived from fastfir_dynamictaps benchmark	2019-11-26 21:26:30 -08:00
Eddie Hung	99702efaba	xaiger: do not promote output wires	2019-11-26 19:03:02 -08:00
Eddie Hung	739f530906	Move 'clean' from map_luts to finalize	2019-11-26 14:51:39 -08:00
Eddie Hung	09637dd3e4	Fix submod -hidden	2019-11-26 11:57:26 -08:00
Eddie Hung	3027f015c2	clkpart to use 'submod -hidden'	2019-11-26 11:35:32 -08:00
Eddie Hung	e8aa92ca35	Add -hidden option to submod	2019-11-26 11:35:15 -08:00
Eddie Hung	eb666b4677	Update docs with bullet points	2019-11-26 11:12:58 -08:00
Marcin Kościelnicki	0466c48533	xilinx: Add simulation models for IOBUF and OBUFT.	2019-11-26 08:15:20 +01:00
Eddie Hung	0d7ba77426	Move \init from source wire to submod if output port	2019-11-25 16:07:47 -08:00
Eddie Hung	dd317c9280	Add testcase where \init is copied	2019-11-25 16:07:35 -08:00
Eddie Hung	da51492dbc	Fold loop	2019-11-25 15:43:37 -08:00
Eddie Hung	7f0914a408	Do not sigmap keep bits inside write_xaiger	2019-11-25 15:42:07 -08:00
Eddie Hung	67be62a957	clkpart to analyse async flops too	2019-11-25 13:39:37 -08:00
Eddie Hung	6831510f5b	Fix debug	2019-11-25 12:59:34 -08:00
Eddie Hung	d087024caf	Merge remote-tracking branch 'origin/master' into xaig_dff	2019-11-25 12:42:09 -08:00
Eddie Hung	6a2eb5d8f9	Special abc9_clock wire to contain only clock signal	2019-11-25 12:36:13 -08:00
Eddie Hung	180cb39395	abc9 to contain time call	2019-11-25 12:35:57 -08:00
Eddie Hung	f50b6422b0	abc9 to no longer to clock partitioning, operate on whole modules only	2019-11-25 12:35:38 -08:00
Eddie Hung	63b7a48fbc	clkpart to analyse async flops too	2019-11-25 12:04:11 -08:00
Marcin Kościelnicki	6cdea425b8	clkbufmap: Add support for inverters in clock path.	2019-11-25 20:40:39 +01:00
Marcin Kościelnicki	7562e7304e	xilinx: Use INV instead of LUT1 when applicable	2019-11-25 20:40:39 +01:00
Pepijn de Vos	72d03dc910	attempt to fix formatting	2019-11-25 14:50:34 +01:00
Pepijn de Vos	6c79abbf5a	gowin: add and test dff init values	2019-11-25 14:33:21 +01:00
Eddie Hung	23ecf12bbf	Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff	2019-11-23 10:29:03 -08:00
Eddie Hung	15aa3f460d	More oopsies	2019-11-23 10:28:46 -08:00
Eddie Hung	bf1167bc64	Conditioning abc9 on POs not accurate due to cells	2019-11-23 10:26:55 -08:00
Eddie Hung	eb11c06a69	For abc9, run clkpart before ff_map and after abc9	2019-11-23 10:18:22 -08:00
Eddie Hung	7b2bccb3d3	Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff	2019-11-23 10:18:06 -08:00
Eddie Hung	722eeacc09	Print ".en=" only if there is an enable signal	2019-11-23 10:17:31 -08:00
Eddie Hung	907c8aeaef	Escape IdStrings	2019-11-23 10:16:56 -08:00
Eddie Hung	165f5cb6cf	More sane naming of submod	2019-11-23 10:01:09 -08:00
Eddie Hung	66ff0511a0	Add -set_attr option, -unpart to take attr name	2019-11-23 09:52:17 -08:00
Eddie Hung	fb49da21bd	Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff	2019-11-23 08:39:19 -08:00
Eddie Hung	b46e636c91	Merge branch 'xaig_dff' of github.com:YosysHQ/yosys into xaig_dff	2019-11-23 08:38:48 -08:00
Eddie Hung	23fcdd96b3	Merge pull request #1505 from YosysHQ/eddie/xaig_dff_adff ... xaig_dff to support async flops $_DFF_[NP][NP][01]_	2019-11-23 08:22:03 -08:00
Eddie Hung	96941aacbb	Do not use log_signal() for empty SigSpec to prevent "{ }"	2019-11-22 23:29:10 -08:00
Eddie Hung	736b96b186	Call submod once, more meaningful submod names, ignore largest domain	2019-11-22 23:16:15 -08:00
Eddie Hung	1851f4b488	Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff	2019-11-22 23:01:18 -08:00
Eddie Hung	db2268703f	Merge pull request #1520 from pietrmar/fix-1463 ... coolrunner2: remove spurious log_pop() call, fixes #1463	2019-11-22 22:45:40 -08:00
Eddie Hung	d223e11a72	Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff	2019-11-22 22:28:35 -08:00
Eddie Hung	5cd3d3db0a	Remove redundant flatten	2019-11-22 22:28:10 -08:00