mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity
15552 commits 95 branches 53 tags 45 MiB
Commit graph

15552 commits

This branch
This branch
All branches
Author SHA1 Message Date
Alain Dargelas
2e7e1d2e72 Obs clean WIP 2025-02-19 16:51:21 -08:00
Akash Levy
c2a7a5f917 Add python ldflags to LINKFLAGS 2025-02-19 16:04:53 -08:00
Emil J. Tywoniak
5bd18613bb abstract: test -init 2025-02-19 23:03:43 +01:00
Akash Levy
241f6370bd Smallfixes 2025-02-19 10:46:06 -08:00
Akash Levy
87e730a01b
Merge pull request #53 from alaindargelas/main 
Splitnets new options for top only and port only
 2025-02-19 10:12:34 -08:00
Akash Levy
707731147c
Update splitnets.cc 2025-02-19 10:10:54 -08:00
Akash Levy
4de90307a9
Update splitnets.cc 2025-02-19 10:07:10 -08:00
Akash Levy
5b641d0a24
Update splitnets.cc 2025-02-19 10:06:39 -08:00
Alain Dargelas
f65808aaf4 splitnets new options 2025-02-19 09:44:10 -08:00
Alain Dargelas
929c817384 splitnets new options 2025-02-19 09:43:53 -08:00
Emil J. Tywoniak
925c617c52 abstract: add module input -value abstraction 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
34e3fcbb31 abstract: test -value 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
d3a90021ad abstract: test -state 2025-02-18 17:08:45 +01:00
Jannis Harder
212224dfe8 abstract: Add help message 2025-02-18 17:08:45 +01:00
Jannis Harder
2943c2142d abstract: Improve debug logging 
Print the port bit instead of the arbitrary representative sigbit to
identify the target of the abstraction operation.
 2025-02-18 17:08:45 +01:00
Jannis Harder
a0987195f2 abstract: Support slicing of individual wires 2025-02-18 17:08:45 +01:00
Jannis Harder
4766c92e59 abstract: Allow unconditional value and state abstractions 
Also improves -enable and -enablen command line handling
 2025-02-18 17:08:45 +01:00
Jannis Harder
37aa2e6cd8 abstract: Wire vs port offset confusion bugfix 
This fixes the offsets_to_abstract collection in abstract_state so that
it now works the same way as in abstract_value which was already
correct.
 2025-02-18 17:08:45 +01:00
Jannis Harder
7cd822b7f5 rtlil: Add {from,to}_hdl_index methods to Wire 
In the past we had the occasional bug due to some place not handling all
4 combinations of upto/downto and zero/nonzero start_offset correctly.
 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
28c768e7b8 abstract: better present changes done 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
3dd697fc8a abstract: improve -init logging 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
9de890c874 abstract: fix -init log_debug bit count, remove unnecessary log_debug 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
aca4d44a40 abstract: improve debug logs for -state and -value 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
cee06cecd0 abstract: factor out emit_mux_anyseq 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
9895370b32 abstract: rework -init without bufnorm, with logging 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
1646991092 abstract: refactor -value 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
e9bba13a0d abstract: no more bufnorm, -value has bit selection consistent with -state, -init temporarily gutted 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
3f1ee3e0ae abstract: -state refactor sigbit rep pool collection 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
387d0de383 abstract: -state allow partial abstraction, don't use buffer-normalized mode 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
6027030215 abstract: -value MVP, use buffer-normalized mode 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
4637fa74e3 abstract: -init MVP 2025-02-18 17:08:45 +01:00
Emil J. Tywoniak
e4ca7b8846 abstract: -state MVP 2025-02-18 17:08:45 +01:00
Akash Levy
ba09c6c173 Better reduce_* message 2025-02-18 04:34:54 -08:00
Akash Levy
ef9645990e Reduce pass verbosity 2025-02-18 04:05:40 -08:00
Krystine Sherwin
dc03e174af
fixup! Makefile: Warn if submodule status '+'-prefixed 2025-02-18 11:46:11 +13:00
Krystine Sherwin
03d9138744
Makefile: 'U'-prefixed submodule status 
Covering all the bases, I guess?  '-'-prefix is already correctly handled by the base case message.
If the user somehow gets merge conflicts in abc, hopefully they know what they're doing.
 2025-02-18 11:33:06 +13:00
Krystine Sherwin
b8777d7893
Makefile: Warn if submodule status '+'-prefixed 
A '+'-prefix means that the submodule is initialized and checked out, but a different commit is checked out.
If this is accidental then the user should run `git submodule update` to fix it.
If it is intentional (because e.g. the user is explicitly wanting to test Yosys with a different version of abc), then creating a new commit in Yosys to update the expected commit is also a valid solution.
 2025-02-18 11:25:04 +13:00
Akash Levy
33c72b0f25
Merge branch 'YosysHQ:main' into main 2025-02-15 15:54:28 -08:00
Akash Levy
d0016fed75 Smallfix 2025-02-14 16:44:43 -08:00
github-actions[bot]
38f858374c Bump version 2025-02-15 00:20:50 +00:00
KrystalDelusion
508e7327e4
Merge pull request #4899 from YosysHQ/shr_int_max 
Fix runtime error on shift by INT_MAX
 2025-02-15 09:52:33 +13:00
Akash Levy
f01bcddd9e Need wreduce in SMALL mode 2025-02-14 12:25:18 -08:00
Akash Levy
9397847959 Reenable UPF stuff for now 2025-02-14 12:21:43 -08:00
Akash Levy
e5617883e1 Revert some stuff 2025-02-14 11:57:20 -08:00
Akash Levy
3bca4c10d8 Fix macOS boost-python issues 2025-02-14 11:43:00 -08:00
Akash Levy
3676429634 aldffs do not get split by splitcells 2025-02-14 10:53:51 -08:00
Akash Levy
fb24decc64 Smallfixes 2025-02-14 10:38:19 -08:00
Akash Levy
7cc06ebaab Small fixes 2025-02-14 10:34:27 -08:00
Akash Levy
c4254a9a95 Final cleanup 2025-02-14 10:18:13 -08:00
Akash Levy
1b13b5d6ea Move segv and reenable loops.v test 2025-02-14 10:02:30 -08:00