mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-22 08:35:32 +00:00
Code Activity

Reduce pass verbosity

Browse source
This commit is contained in:
Akash Levy 2025-02-18 04:05:40 -08:00
parent 33c72b0f25
commit ef9645990e
3 changed files with 5 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/cmds/splitcells.cc
View file

@ -131,7 +131,7 @@ struct SplitcellsWorker
if (slice->hasParam(ID::WIDTH))
slice->setParam(ID::WIDTH, GetSize(slice->getPort(ID::Y)));
log(" slice %d: %s => %s\n", i, log_id(slice_name), log_signal(slice->getPort(ID::Y)));
log_debug(" slice %d: %s => %s\n", i, log_id(slice_name), log_signal(slice->getPort(ID::Y)));
}
module->remove(cell);
@ -194,7 +194,7 @@ struct SplitcellsWorker
slice->setParam(ID::WIDTH, GetSize(slice->getPort(ID::Q)));
log(" slice %d: %s => %s\n", i, log_id(slice_name), log_signal(slice->getPort(ID::Q)));
log_debug(" slice %d: %s => %s\n", i, log_id(slice_name), log_signal(slice->getPort(ID::Q)));
}
module->remove(cell);

2
passes/opt/muxpack.cc
View file

@ -189,7 +189,7 @@ struct MuxpackWorker
{
for (auto cell : candidate_cells)
{
log("Considering %s (%s)\n", log_id(cell), log_id(cell->type));
log_debug("Considering %s (%s)\n", log_id(cell), log_id(cell->type));
SigSpec a_sig = sigmap(cell->getPort(ID::A));
if (cell->type == ID($mux)) {

4
passes/techmap/extract_reduce.cc
View file

@ -156,7 +156,7 @@ struct ExtractReducePass : public Pass
else
continue;
log("Working on cell %s...\n", cell->name.c_str());
log_debug("Working on cell %s...\n", cell->name.c_str());
// If looking for a single chain, follow linearly to the sink
pool<Cell*> sinks;
@ -243,7 +243,7 @@ struct ExtractReducePass : public Pass
//We have our list, go act on it
for(auto head_cell : sinks)
{
log(" Head cell is %s\n", head_cell->name.c_str());
log_debug(" Head cell is %s\n", head_cell->name.c_str());
//Avoid duplication if we already were covered
if(consumed_cells.count(head_cell))