| 
								
								
									 Eddie Hung | 13ecd8b0df | Add run-test.sh too | 2019-08-28 18:47:48 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | e301a3dadb | Add SB_CARRY to ice40_opt test | 2019-08-28 18:46:53 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | dd42aa87b9 | Add ice40_opt test | 2019-08-28 18:46:53 -07:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 70c0cddb1e | Merge pull request #1325 from YosysHQ/eddie/sat_init In sat: 'x' in init attr should be ignored | 2019-08-28 00:18:14 +02:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 00387f3927 | Revert to using clean | 2019-08-27 09:24:32 -07:00 |  | 
				
					
						| 
								
								
									 Marcin Kościelnicki | 5fb4b12cb5 | improve clkbuf_inhibit propagation upwards through hierarchy | 2019-08-27 17:26:47 +02:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 528f1c8687 | Improve tests to check that clkbuf is connected to expected | 2019-08-26 13:45:16 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | dc87372a97 | Wire with init on FF part, 1'bx on non-FF part | 2019-08-24 15:05:44 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | a0d85393e3 | Check clkbuf_inhibit=1 is ignored for custom selection | 2019-08-23 11:15:26 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 5628e2ec53 | Add simple clkbufmap tests | 2019-08-23 11:10:02 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | d62c10d641 | tests/techmap/run-test.sh to cope with *.ys | 2019-08-23 11:09:50 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 10c41a5cf5 | Blocking assignment | 2019-08-23 09:11:04 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | fe1b2337fd | Do not propagate mem2reg attribute through to result | 2019-08-22 16:57:59 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 51ffb093b5 | In sat: 'x' in init attr should not override constant | 2019-08-22 16:43:08 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | b800059fc1 | Merge pull request #1317 from YosysHQ/eddie/opt_expr_shiftx opt_expr to trim A port of $shiftx/$shift | 2019-08-22 10:31:27 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 6f971470f8 | Respect opt_expr -keepdc as per @cliffordwolf | 2019-08-22 08:37:27 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 379f33af54 | Handle $shift and Y_WIDTH > 1 as per @cliffordwolf | 2019-08-22 08:22:23 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | bb1a8a0190 | Add test | 2019-08-21 21:58:20 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | a6776ee35e | mem2reg to preserve user attributes and src | 2019-08-21 13:36:01 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | fce8dc7db2 | Add test | 2019-08-20 20:05:16 -07:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | d0117d7d12 | Merge branch 'master' into clifford/pmgen | 2019-08-20 11:39:23 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 6ffb910d12 | Add test case for real parameters Signed-off-by: Clifford Wolf <clifford@clifford.at> | 2019-08-20 11:38:21 +02:00 |  | 
				
					
						| 
								
								
									 whitequark | 4a942ba7b9 | proc_clean: fix order of switch insertion. Fixes #1268. | 2019-08-19 16:44:23 +00:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 21699e5840 | Add *.sv to tests/simple_abc9/.gitignore Signed-off-by: Clifford Wolf <clifford@clifford.at> | 2019-08-19 13:04:57 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1e3dd0a2da | Merge branch 'master' of github.com:YosysHQ/yosys into clifford/pmgen | 2019-08-19 13:04:06 +02:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | e34f2de55d | Merge remote-tracking branch 'origin/master' into clifford/testfast | 2019-08-18 21:29:15 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | f5170a7eda | Removal of more statcalls from tests | 2019-08-18 21:28:45 -07:00 |  | 
				
					
						| 
								
								
									 whitequark | 101235400c | Merge branch 'master' into eddie/pr1266_again | 2019-08-18 08:04:10 +00:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 9e940f1276 | Speed up "make test" and related cleanups Signed-off-by: Clifford Wolf <clifford@clifford.at> | 2019-08-17 14:37:07 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f20be90436 | Add test for pmtest_test "reduce" demo pattern Signed-off-by: Clifford Wolf <clifford@clifford.at> | 2019-08-17 14:05:10 +02:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 51d28645da | Merge https://github.com/bogdanvuk/yosys into bogdanvuk/opt_share | 2019-08-16 13:40:29 -07:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 40c40d9f5d | Do not use Verific in tests/various/write_gzip.ys Signed-off-by: Clifford Wolf <clifford@clifford.at> | 2019-08-16 14:22:46 +02:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 12c692f6ed | Revert "Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_adder" This reverts commit c851dc1310, reversing
changes made tof54bf1631f. | 2019-08-12 12:06:45 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 88d5185596 | Merge remote-tracking branch 'origin/master' into eddie/fix_1262 | 2019-08-11 21:13:40 -07:00 |  | 
				
					
						| 
								
								
									 David Shah | f9020ce2b3 | Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER" | 2019-08-10 17:14:48 +01:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 0adf81cb91 | Add $alu tests | 2019-08-09 12:13:17 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 8350dfb809 | Add alumacc versions of opt_expr tests | 2019-08-09 10:30:53 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 9300111601 | Add new $alu test, remove wreduce | 2019-08-09 10:22:06 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 313c9ec8df | Cleanup some more | 2019-08-09 10:13:49 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | d9c1664462 | Simplify opt_expr tests using equiv_opt | 2019-08-09 10:08:17 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 8bf45f34c4 | Remove dump call | 2019-08-07 21:36:02 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 2b6cdfb39f | Move tests/various/opt* into tests/opt/ | 2019-08-07 21:35:48 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | d5e8c0e6d3 | Remove ice40_unlut call, simply do equiv_opt on synth_ice40 | 2019-08-07 21:33:56 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 35bf509603 | Add testcase from removed opt_ff.{v,ys} | 2019-08-07 21:31:32 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 4545bf482f | Remove tests/opt/opt_ff.{v,ys} as they don't seem to do anything but run | 2019-08-07 16:48:38 -07:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | e9a756aa7a | Merge pull request #1213 from YosysHQ/eddie/wreduce_add wreduce/opt_expr: improve width reduction for $add and $sub cells | 2019-08-07 14:27:35 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 48f7682e32 | Merge pull request #1240 from ucb-bar/firrtl-properties+pow+xnor Support explicit FIRRTL properties for better accommodation of FIRRTL/Verilog semantic differences. | 2019-08-07 12:31:32 +02:00 |  | 
				
					
						| 
								
								
									 Bogdan Vukobratovic | 067b44938c | Fix wrong results when opt_share called before opt_clean | 2019-08-07 09:30:58 +02:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 2d1b517b01 | Add signed opt_expr tests | 2019-08-06 15:40:30 -07:00 |  | 
				
					
						| 
								
								
									 Eddie Hung | 769c750c22 | Add signed test | 2019-08-06 15:38:43 -07:00 |  |