Akash Levy
|
0610d6ccc2
|
Smallfix to get GHDL working
|
2024-09-27 06:38:42 -07:00 |
|
Akash Levy
|
bb2cdd61fe
|
Fix GHDL and bump yosys-slang
|
2024-09-27 04:43:59 -07:00 |
|
Akash Levy
|
5a27db1463
|
Smallfix
|
2024-09-27 03:31:30 -07:00 |
|
Akash Levy
|
f6d577aed1
|
Fix GHDL support
|
2024-09-27 03:14:15 -07:00 |
|
Akash Levy
|
0fd6e29e8e
|
Fixups
|
2024-09-23 04:25:10 -07:00 |
|
Akash Levy
|
0b8d951493
|
Add synopsys VHDL libs by default in GHDL
|
2024-09-23 04:05:27 -07:00 |
|
Akash Levy
|
69bf7875dd
|
Small edits
|
2024-09-22 07:52:58 -07:00 |
|
Akash Levy
|
d655766c49
|
Smallfix
|
2024-09-22 06:57:28 -07:00 |
|
Akash Levy
|
89f9035a98
|
Fix VHDL checking
|
2024-09-22 06:45:47 -07:00 |
|
Akash Levy
|
7d5dac7255
|
More apt location for whereami
|
2024-09-22 06:02:20 -07:00 |
|
Akash Levy
|
f1ab51ce5b
|
Clean up and remove hdl_file_sort
|
2024-09-22 05:58:17 -07:00 |
|
Akash Levy
|
f0b1d2cac5
|
Small changes
|
2024-09-22 01:11:26 -07:00 |
|
Akash Levy
|
4cf9bb86ca
|
Smallfix
|
2024-09-19 01:04:29 -07:00 |
|
Akash Levy
|
7988a61f8c
|
Use enable debug and switch order of Verific opt passes
|
2024-09-19 00:48:31 -07:00 |
|
Akash Levy
|
2d139c8735
|
Smallfix to remove top/bottom-bound attributes
|
2024-09-18 14:46:13 -07:00 |
|
Akash Levy
|
44789c9f6c
|
Move ram opt around
|
2024-09-16 18:56:48 -07:00 |
|
Akash Levy
|
285c8a3f66
|
Merge branch 'YosysHQ:main' into main
|
2024-09-12 11:14:15 -07:00 |
|
Roland Coeurjoly
|
bdc43c6592
|
Add left and right bound properties to wire. Add test. Fix printing
for signed attributes
Co-authored-by: N. Engelhardt <nak@yosyshq.com>
Co-authored-by: Roland Coeurjoly <rolandcoeurjoly@gmail.com>
|
2024-09-10 12:52:42 +02:00 |
|
Akash Levy
|
ce95ec1f9e
|
Add VHDL support via GHDL call
|
2024-09-05 13:24:38 -07:00 |
|
Akash Levy
|
6e46a56720
|
Fix Verific warning
|
2024-08-21 16:55:44 -07:00 |
|
Akash Levy
|
dba9a26cf3
|
Make default macros optional
|
2024-08-21 00:50:10 -07:00 |
|
Akash Levy
|
68b3ad4bd3
|
Display resource sharing count
|
2024-08-06 02:27:09 -07:00 |
|
Akash Levy
|
c0af4604bc
|
Update Yosys
|
2024-07-30 16:55:18 -07:00 |
|
Miodrag Milanović
|
3e14e67374
|
Merge pull request #4500 from YosysHQ/micko/vhdl_mixcase
VHDL is case insensitive, make sure netlist name is proper
|
2024-07-29 16:44:13 +02:00 |
|
Miodrag Milanovic
|
405897a971
|
Update top value that is returned back to hierarchy pass
|
2024-07-29 15:50:38 +02:00 |
|
Akash Levy
|
f790b75c19
|
Don't preserve user nets and update Verific tree balancing
|
2024-07-25 06:01:06 -07:00 |
|
Miodrag Milanovic
|
9566709426
|
Initialize extensions when verific pass is registered
|
2024-07-25 11:25:17 +02:00 |
|
Akash Levy
|
f1114cc98c
|
Simplify ignores
|
2024-07-24 02:14:11 -07:00 |
|
Miodrag Milanovic
|
c94aa719d9
|
VHDL is case insensitive, make sure netlist name is proper
|
2024-07-18 16:56:52 +02:00 |
|
Akash Levy
|
f18ddb5db2
|
Remove wide operator control
|
2024-07-10 12:53:59 -07:00 |
|
Akash Levy
|
8f4b66ae77
|
Set db_infer_wide_operators externally
|
2024-07-08 08:32:34 -07:00 |
|
Akash Levy
|
70016a08b8
|
Disable debug
|
2024-07-03 06:55:53 -07:00 |
|
Akash Levy
|
30241e07eb
|
Fix segfault
|
2024-07-03 02:29:48 -07:00 |
|
Akash Levy
|
fcd073ab51
|
Smallfix
|
2024-07-02 15:13:58 -07:00 |
|
Akash Levy
|
0596766cbd
|
Merge upstream yosys changes
|
2024-07-01 18:33:38 -07:00 |
|
Akash Levy
|
dec43679be
|
See if this fixes issues on Innatera design
|
2024-06-28 03:13:38 -07:00 |
|
Akash Levy
|
719bbd7523
|
Improve SCC reporting
|
2024-06-17 14:18:41 -07:00 |
|
Miodrag Milanovic
|
dfde792288
|
Refactored import code
|
2024-06-17 14:49:58 +02:00 |
|
Miodrag Milanovic
|
0f3f731254
|
Handle -work for vhdl, and clean messages
|
2024-06-17 13:29:11 +02:00 |
|
Miodrag Milanovic
|
0a81c8e161
|
Import all modules from all libraries when when needed
|
2024-06-17 13:29:11 +02:00 |
|
Miodrag Milanovic
|
7c3094633d
|
Compile with hier_tree separate SV and VHDL as well
|
2024-06-17 13:29:11 +02:00 |
|
Miodrag Milanovic
|
e2e189647f
|
Cleanup
|
2024-06-17 13:29:11 +02:00 |
|
Miodrag Milanovic
|
7bec332b68
|
SV + VHDL with RTL support
|
2024-06-17 13:29:11 +02:00 |
|
Miodrag Milanovic
|
25d50bb2af
|
VHDL only build support
|
2024-06-17 13:29:11 +02:00 |
|
Miodrag Milanovic
|
54bf9ccf06
|
Add initial support for Verific without additional YosysHQ patch
|
2024-06-17 13:29:11 +02:00 |
|
Akash Levy
|
a0c0384683
|
Preserve instances
|
2024-06-16 20:20:10 -07:00 |
|
Akash Levy
|
e23e33441f
|
Update yosys from upstream
|
2024-06-15 14:23:24 -07:00 |
|
Akash Levy
|
fce46d2a53
|
Add better Yosys/Verific name aliasing and reenable dffe opt
|
2024-06-15 14:18:33 -07:00 |
|
Akash Levy
|
2337d97977
|
Sub1 fix
|
2024-06-13 15:33:17 -07:00 |
|
Akash Levy
|
ac0a9e7366
|
Updates
|
2024-06-10 20:52:11 -07:00 |
|