mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Remove wide operator control

Browse source
This commit is contained in:
Akash Levy 2024-07-10 12:53:59 -07:00
parent 8c43571fea
commit f18ddb5db2
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verific/verific.cc
View file

@ -3433,7 +3433,7 @@ struct VerificPass : public Pass {
RuntimeFlags::SetVar("db_stop_cse_on_ram_ports", 0); // SILIMATE: perform CSE on RAM ports to improve optimization
RuntimeFlags::SetVar("db_allow_external_nets", 1);
// RuntimeFlags::SetVar("db_infer_wide_operators", 1);
RuntimeFlags::SetVar("db_infer_wide_operators", 1);
// RuntimeFlags::SetVar("db_infer_wide_operators_post_elaboration", 1); // SILIMATE: add to improve optimization (QoR)
RuntimeFlags::SetVar("db_infer_set_reset_registers", 0);