mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

rename: fix help

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-07-07 16:16:57 +02:00
parent 2b659626a3
commit 658c7dd424
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/cmds/rename.cc
View file

@ -276,7 +276,7 @@ struct RenamePass : public Pass {
log("\n");
log(" rename -unescape [selection]\n");
log("\n");
log("Rename all selected public wires and cells that have to be escaped.\n");
log("Rename all selected public wires and cells that have to be escaped in Verilog.\n");
log("Replaces characters with underscores or adds additional underscores and numbers.\n");
log("\n");
}