mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

wip

Browse source
This commit is contained in:
Lofty 2025-06-07 01:25:56 +01:00
parent c7ab9f0300
commit 09dd419183
2 changed files with 10 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

17
techlibs/gatemate/cells_sim.v
View file

@ -237,7 +237,7 @@ module CC_ODDR #(
endmodule
(* abc9_box, lib_whitebox *)
(* abc9_dff, lib_whitebox *)
module CC_DFF #(
parameter [0:0] CLK_INV = 1'b0,
parameter [0:0] EN_INV = 1'b0,
@ -258,7 +258,7 @@ module CC_DFF #(
$setup(D, posedge CLK, 100);
$setup(EN, posedge CLK, 150);
if ((~SR_INV && SR) || (SR_INV && ~SR)) (SR => Q) = 150;
//if ((~SR_INV && SR) || (SR_INV && ~SR)) (SR => Q) = 150;
endspecify
wire clk, en, sr;
@ -426,21 +426,22 @@ module CC_MX8 (
endmodule
(* abc9_box, lib_whitebox *)
//(* abc9_box, lib_whitebox *)
module CC_ADDF (
input A, B, (* abc9_carry *) input CI,
(* abc9_carry *) output CO, output S
);
specify
(A => CO) = 0;
(B => CO) = 0;
(CI => CO) = 0;
(A => CO) = 1;
(B => CO) = 1;
(CI => CO) = 1;
(A => S) = 484;
(B => S) = 449;
(CI => S) = 0;
(CI => S) = 1;
endspecify
assign {CO, S} = A + B + CI;
assign CO = A ^ B ^ CI;
assign S = (A & B) | (A & CI) | (B & CI);
endmodule

1
techlibs/gatemate/synth_gatemate.cc
View file

@ -307,6 +307,7 @@ struct SynthGateMatePass : public ScriptPass
if (check_label("map_luts"))
{
run("stat");
if (luttree || help_mode) {
std::string abc_args = " -genlib +/gatemate/lut_tree_cells.genlib -script \"+&sweep;&dc2;&nf\"";
if (dff) {