reimplement fayalite::formal and add support to the simulator
programmerjake
deleted branch simulate-formal-inputs from programmerjake/fayalite
2026-06-05 08:08:47 +00:00
programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-05 07:57:22 +00:00
reimplement fayalite::formal and add support to the simulator
programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-05 07:47:46 +00:00
programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-05 07:43:25 +00:00
programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-05 07:27:27 +00:00
programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-05 03:12:00 +00:00
programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-05 03:10:04 +00:00
programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-04 07:04:16 +00:00
programmerjake
created branch simulate-formal-inputs in programmerjake/fayalite
2026-06-03 10:54:59 +00:00
programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-03 10:54:59 +00:00
if but used outside.
if but used outside.
Add more caching, reduce the number of duplicate wires in generated FIRRTL, and make Module verification check that expressions are visible
Add more caching, reduce the number of duplicate wires in generated FIRRTL, and make Module verification check that expressions are visible
if but used outside.