programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-04 07:04:16 +00:00
programmerjake
created branch simulate-formal-inputs in programmerjake/fayalite
2026-06-03 10:54:59 +00:00
programmerjake
pushed to simulate-formal-inputs at programmerjake/fayalite
2026-06-03 10:54:59 +00:00
if but used outside.
if but used outside.
Add more caching, reduce the number of duplicate wires in generated FIRRTL, and make Module verification check that expressions are visible
Add more caching, reduce the number of duplicate wires in generated FIRRTL, and make Module verification check that expressions are visible
if but used outside.
WIP: add cpu::test::decode_and_run_single_insn and some formal tests of running PowerISA instructions
unit_outputs_ready is false, then enqueue.data is HdlNone
programmerjake
created branch decode-and-test-harness in programmerjake/cpu
2026-05-29 08:33:31 +00:00
implement more instructions in unit::alu_branch